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Abstract
Integrated multimedia systems process text, graphics, and other discrete media such as
digital audio and video streams. In an uncompressed state, graphics, audio and video
data, especially moving pictures, require large transmission and storage capacities which
can be very expensive. Hence video compression has become a key component of any
multimedia system or application. The ITU (International Telecommunications Union)
and MPEG (Moving Picture Experts Group) have combined efforts to put together the
next generation of video compression standard, the H.264/MPEG-4 PartlO/AVC, which
was finalized in 2003. The H.264/AVC uses significantly improved and computationally
intensive compression techniques to maximize performance. H.264/AVC compliant
encoders achieve the same reproduction quality as encoders that are compliant with the
previous standards while requiring 60% or less of the bit rate [2].
This thesis aims at designing two basic blocks of an ASIC capable of performing
the H.264 video compression. These two blocks, the Quantizer, and Entropy Encoder
implement the Baseline Profile of the H.264/AVC standard. The architecture is
implemented in Register Transfer Level HDL and synthesized with Synopsys Design
Compiler using TSMC 0.25(xm technology, giving us an estimate of the hardware
requirements in real-time implementation. The quantizer block is capable of running at
309MHz and has a total area of 785K gates with a power requirement of 88.59mW. The
entropy encoder unit is capable of running at 250 MHz and has
a total area of 49K gates
with a power requirement of 2.68mW. The high speed that is achieved in this thesis
simply indicates that the two blocks
Quantizer and Entropy Encoder can be used as IP
embedded in the HDTV systems.
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Glossary
ASIC Application Specific Integrated Circuit - A specialized hardware designed
aimed at a specific application.
AVC Advanced Video Coding
- The latest video compression standard.
CABAC Context Adaptive Binary Arithmetic Coding. A highly- efficient entropy
encoding standard used in the H.264/AVC Main Profile.
CAVLC Context Adaptive Variable Length Coding. An improved, context adaptive
version ofVLC used in the H.264/AVC Baseline Profile.
CODEC Video enCODer DECoder pair.
DCT Discrete Cosine Transform. A matrix transform commonly used to convert
image data from the spatial domain into the frequency domain.
DVD Digital Versatile Disk. A popular optical disk storage technology used for
videos and other applications that require large amounts of storage.
H.264/AVC Video coding standard approved in Spring 2003 by both ISO/IEC and ITU-
T. Delivers significantly better compression than previous standards such as
MPEG-2.
HDTV High definition television. A number of high-quality resolutions
standardized for television use. Includes 1080x720 and 1920x1080
resolutions.
HVS Human Visual System - A term that encapsulates the manner which
humans sample and process visual stimuli.
IDR Instantaneous Data Refresh. A frame that signals the reference picture list
that any previous reference frames will no longer be needed.
ISO/DEC International Standards Organization/International Electrotechnical
Commission. ISO is an international body responsible for creating and
maintaining a wide range of standards. The IEC is
the commission
specifically responsible for electrical products and components, including
MPEG video compression standards.
XI
ITU-T International Telecommunications Union (ITU) Telecommunications
Standardization Sector. Responsible for developing worldwide standards
for telecommunications technology.
MPEG Moving Picture Experts Group. The group within ISO/IEC that is
responsible for adopting and defining video compression standards.
MPEG-2 Video coding standard created by the MPEG group; used extensively for
cable television broadcasting and DVDs.
NAL Network Abstraction Layer. The layer in H.264/AVC that defines how
video payloads are stored or transmitted.
PSNR Peak Signal-to-Noise Ratio. A measure of the objective quality of an image.
QCIF Quarter-resolution Common Image Format. Defines an image size of 176
pixels wide by 144 pixels high.
QP Quantization Parameter - Scaling factor used by the encoder during
quantization.
RAM Random Access Memory. Type of reusable data storage that can be
accessed in any order.
RBSP Raw Bit Sequence Payload. The payload containing the actual packet
information inside a NAL unit.
VCEG Video Coding Experts Group. A group from the ITU-T responsible for
adopting and defining video compression standards.
VCL Video coding layer. The layer in the H.264/AVC standard that contains
actual video information.
VHDL
VHS
Very High Speed Integrated Circuit (VHSIC) Hardware Description
Language (HDL). A popular language used for modeling and describing
hardware.
Video Home System. The tape format used in most consumer Video
Cassette Recorders (VCRs).
xn
Chapter 1
Introduction
1.1 Video Compression
1.1.1 Compression
Compression is a reversible conversion of data to a format that requires fewer bits, so that
the data can be stored or transmitted more efficiently. If the inverse of the process,
decompression, produces an exact replica of the original data, then the compression is
lossless. This type of compression is useful when the data has a high priority such as
medical images. Lossy compression, usually applied to image data, does not allow
reproduction of an exact replica of the original image, but it is more efficient. While
lossless video compression is possible, in practice it is virtually never used because
lossless compression methods can only achieve a modest amount of compression of
image and video signals, hence all standard video data rate reduction involves discarding
data.
1.1.2 Video Compression
Video compression deals with the compression of digital video data. With the
widespread adoption of technologies such as digital television, Internet streaming video
and DVD-Video, video compression has become an essential
component of broadcast
and entertainment media. The goal of video compression algorithm is
to achieve efficient
compression whilst minimizing the distortion introduced by the compression process.
Video compression has two important benefits.
It makes it possible to use digital video in transmission and storage environments
that would not support uncompressed ('raw') video. For example, a 2-hour
uncompressed movie requires over 194Gbytes of storage, equivalent to 42 DVDs
or 304 CD-ROMs. [3]
It enables more efficient use of transmission and storage resources. If a high
bitrate transmission channel is available, then it is advantageous to send high-
resolution compressed video or multiple compressed video channels than to send
a single, low-resolution, uncompressed stream.
Table 1.1 lists typical capacities of popular storage media and transmission networks.
Media/Network Capacity
Ethernet LAN Max 10 Mbps/Typical 1-2 Mbps
ISDN-2 128 kbps
V.90 modem 56 kbps downstream/33 kbps upstream
DVD-5 4.7 Gbytes
CD-ROM 640 Mbytes
Table 1.1 Typical Transmission/Storage Capacities [3]
1.1.3 Spatial and Temporal Compression
When considering video signals with 30 frames per second, the amount of data to be
transmitted and stored increases significantly. Transmission and storage of these huge
amounts of data calls for an effective means of compression. This can be achieved by
removing redundancy in the temporal (known as interframe or temporal compression),
spatial (known as intraframe or spatial compression), and/or frequency domains. These
take advantage of the fact that human eye and brain (Human Visual System) are more
sensitive to lower frequencies and so the image is still recognizable despite the fact that
much of the information has been removed.
Spatial compression is applied to a single frame of video, and compresses the
image much like a single image is compressed. The degree of spatial compression affects
the overall video quality. Frames compressed with spatial compression are called
intraframes.
Temporal compression takes advantage of the fact that consecutive frames of
video often contain much of the same pixel data. By identifying differences between
consecutive frames of video, and by just transmitting the frame differences, temporal
compression can dramatically decrease video data size. Frames compressed with
temporal compression are called interframes.
A typical spatial and temporal sampling scenario is as shown in Figure 1.1.
Moving scene
Spatial sampling Temporal sampling
Figure 1.1 Spatial and Temporal Sampling [3]
A video keyframe is a complete frame of video - not just the computed differences
between two frames. Keyframes are used as reference points for subsequent interframes.
1.1.4. Sampling
A digital image may be generated by sampling an analogue video signal at
regular
intervals. The visual quality of the image is influenced by the number of sampling
points. More sampling points give a better image quality;
however more sampling points
require higher storage capacity. A moving video image is
formed by sampling the video
signal temporally. A higher temporal sampling rate (frame rate) gives a smoother
appearance to motion in the video scene but requires more samples to be captured and
stored. Table 1.2 shows the various video frame rates and the corresponding appearance
of video.
Video frame rate Appearance
Below 10 frames per second 'Jerky', unnatural appearance to
movement
10-20 frames per second Slow movements appear OK; rapid
movement is clearly jerky
20-30 frames per second Movement is reasonably smooth
50-60 frames per second Movement is very smooth
Table 1.2 Video Frame Rates [3]
1.1.5. Image and Video Compression
A device or a program that compresses a signal is an encoder and a device or a program
that decompresses a signal is a decoder. An enCODer/DECoder pair is a CODEC. The
CODEC represents the original video sequence by a model (an efficient coded
representation that can be used to reconstruct an approximation of the video data).
Ideally, the model should represent the sequence using as few bits as possible with as
high fidelity as possible. These two goals (compression efficiency and high quality) are
usually conflicting, because a lower compressed bit rate typically
produces reduced
image quality at the decoder. Hence there is always a tradeoff between bit rate and
quality of the image.
1.1.6. Video Encoder
A video encoder consists of three main functional units:
a temporal model
a spatial model
an entropy encoder
Residual Co-efficients
Encoded
Output
Video
Input
Temporal
Model
Spatial
Model
i i
Stored
Frames
?
Entropy
Encoder
Figure 1.2 Video Encoder Block Diagram [1]
The input to the temporal model is an uncompressed video sequence. It reduces temporal
redundancy by exploiting the similarities between neighboring video frames. The output
of the temporal model is a residual frame and set of model parameters, typically a set of
motion vectors describing how motion was compensated.
The input to the spatial model is the residual frame. The spatial model makes use
of the similarities between neighboring samples in the residual frame to reduce spatial
redundancy. This is achieved by applying a transform to the residual samples and
quantizing the results. The transform converts the samples into another domain in which
they are represented by transform coefficients. These coefficients are quantized to
remove insignificant values, leaving a small number of significant coefficients that
provide a more compact representation of the residual frame. The output of the spatial
model is a set of quantized transform coefficients.
The parameters of the temporal and spatial model are compressed by the entropy
encoder. This removes statistical redundancy in the data and produces a compressed bit
stream or file that may be transmitted and/or stored. A compressed sequence consists of
coded motion vector parameters, coded residual coefficients and header information.
1.1.7 Video Decoder
The video decoder reconstructs a video frame from the compressed bit stream. The
coefficients and motion vectors are decoded by an entropy decoder after which spatial
model is decoded to reconstruct a version of the residual frame. The decoder uses the
motion vector parameters, together with one or more previously decoded frames, to
create a prediction of the current frame. The frame itself is reconstructed by adding the
residual frame to this prediction.
The majority of video CODECs in use today conform to one of the international
standards for video coding. The ISO JPEG and MPEG-2 standards have the biggest
impact: JPEG has become one of the most widely used formats for still image storage and
MPEG-2 is widely used for digital television and DVD-video systems.
With the continual development of video applications in recent years, there has
been an ongoing demand for better compression performance i.e. to deliver better picture
quality with a smaller bit rate. The H.264/AVC (Advanced Video Coding) standard was
developed to improve on current compression standards like MPEG-1, -2, and -4. The
main goals of this standardization effort are to develop a simple and straightforward
video coding design, with enhanced compression performance and to provide a "network
friendly"
video representation which addresses
"conversational"
(video telephony) and
"nonconversational"
(storage, broadcast or streaming) applications. Its design provides
the most current balance between the coding efficiency, implementation complexity, and
cost-based on state of VLSI design technology (ASICs, FPGAs, DSPs). H.264/AVC is
based on block transforms and motion compensated predictive coding, but uses improved
coding techniques as compared to previous coding standards including:
Multiple reference frames
Intra-frame prediction
Quarter pixel precision motion compensation
More block sizes for motion compensation
A 4x4 integer transform that approximates the DCT with a much simpler
algorithm
In-loop deblocking filter to remove blocking artifacts and increase final picture
quality.
Improved entropy coding with CABAC and CAVLC
Error resilience tools for maintaining video quality in error-prone broadcasting
These coding techniques provide better video compression than previous standards [5].
H.264/AVC compliant encoders achieve the same reproduction quality as encoders that
are compliant with the previous standards while requiring 60% or less of the bit rate [2],
making it much more effective for delivering high-quality video over cable, satellite, and
telecom networks. However, this improved compression requires significantly more
processing power than previous video standards [6]. Because of this increased
complexity, the widespread adoption of H.264/AVC may be limited unless efficient and
cost-effective hardware implementations are developed for real-time encoding and
decoding of high-resolution video [7].
While reference software is available to demonstrate the expected results of the
encoding or decoding process, verifying individual stages of a hardware design is
difficult. Designers have to develop the complete encoder or decoder to verify its
operation. Not only does this make it difficult to identify and correct errors in a new
hardware design, but also prevents new designers from focusing on the development of
hardware for a single stage. Thus verifying the designs has become a major challenge for
the hardware designers trying to develop hardware implementations of H.264/AVC
encoders or decoders.
1.2 Thesis Objective
This thesis aims at designing two basic blocks of an ASIC capable of performing the
H.264/AVC video compression. These two blocks, the Quantizer, and the Entropy
Encoder implement the Baseline Profile of the H.264/AVC standard. The quantizer has
been modeled using Verilog HDL and the entropy encoder was modeled using VHDL.
The HDL used for modeling is synthesizable, giving us an estimate of the hardware
requirements in real-time implementation. Synthesis was done using Synopsys Design
Compiler, which is CMOS based and gave a reasonable idea of the speed, size and power
requirement when implemented as an ASIC. The quantizer makes use of the DWARE
components from Synopsys standard library to optimize its speed. The entropy encoder
makes use of the GTECH generic library available with Synopsys. The constraints were
prioritized so that speed was the important factor. After speed was maximized, the area
was reduced as much as possible without affecting the speed, by applying area constraint.
These blocks were designed to be easily expandable in the future to include the features
of other H.264/AVC profiles, the Main and the Extended Profiles. Both blocks were
verified using testbenches, providing individual module verification.
1.3 Thesis Chapter Overview
This thesis starts with an overview of different standardization bodies and the different
compression standards developed by them in Chapter 2. The H.264/AVC standard is
then explained in detail. This chapter also deals with the important changes made in
H.264/AVC over other standards and the performance comparison. Chapter 3 deals with
the design algorithms used and the hardware implementation of these algorithms.
Chapter 4 discusses the details of the HDL implementation of these blocks. Chapter 5
deals with the testing and presenting of results. Finally, Chapter 6 concludes the thesis
with a discussion of future work that could be done and suggestions for improvement.
10
Chapter 2
Literature Review
This chapter briefly discusses the different standardization groups and the related
standards that have been developed by them. It also gives us a brief description of the
H.264/AVC video compression techniques. The improvements made in H.264/AVC as
compared to the previous standards were also discussed.
2.1 Standards ofVideo Compression
2.1.1 Standardization Groups
A video coding standard describes the syntax for representing compressed video data and
the procedure for decoding this data as well. Over the last two decades, two standard
bodies have developed a series of standards for video compression techniques. They are
International Standards Organization (ISO)
International Telecommunications Union (ITU)
There are two working groups for each of these standard bodies which are responsible for
the development of the standards for video compression. They are
Moving Picture Experts Group (MPEG) of the ISO
Video Coding Experts Group (VCEG) of the ITU-T
11
2.1.2 Related Standards
The popular standards developed by the MPEG are JPEG and JPEG-2000 for still
images, MPEG-1, MPEG-2 and MPEG-4 for moving video (digital television and
DVD-
video systems).
The popular standards developed by VCEG are H.261, H.263 and H.26L
standards. H.261 was originally developed for videoconferencing over the ISDN, but
H.261 and H.263 are now widely used for real-time video communications over a range
of networks including the Internet.
Figure 2.1 shows the International standards bodies and the video standards
produced by these bodies, targeting a wide range of applications from video
teleconferencing to TV broadcasting and DVDs.
Figure 2.1 International Standards Bodies [3]
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The ITU-T is responsible for the H- series of video standards, which especially target
video conferencing applications. Their most recent video conferencing standard, H.264,
has undergone two major revisions to produce H.263++ (also called H.263 High Latency
Profile (HLP)). The MPEG series of video standards have especially targeted high-end
video applications. MPEG-2 is currently used for DVDs and broadcast television.
MPEG-4 ASP (Advanced Simple Profile), also called MPEG-4 Version 1, was developed
primarily for Internet video streaming applications.
Beginning in 1997 the two groups combined efforts to put together the next
generation of video compression standard. MPEG-2 (also known as H.262) and
H.264/AVC are the only two video standards ever to be developed jointly by ITU-T and
ISO/IEC. H.264/AVC, which was approved in May 2003, has achieved bit-rate savings
by a factor of two as compared with existing standards such as MPEG-2 video [7].
H.264/AVC addresses the full range of video applications, from low-bandwidth wireless
uses, low-and high-definition television, video streaming over the Internet, high-quality
DVD content, and extremely high-quality video for use in movie theaters [9].
2.2 H.264/AVC Video Compression
H.264/AVC is the latest standard for video compression with the goals of enhanced
compression efficiency, network friendly video representation for interactive (video
telephony) and non-interactive applications (broadcast, streaming, storage, video on
demand). H.264/AVC follows the basic video encoding and decoding steps, but
additional techniques are included that allow H.264/AVC to achieve 30-70% better
compression thanMPEG-2, as well as substantial perceptual quality improvements [2].
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2.2.1 NALandVCL
The H.264 standard defines the bit stream protocol. The bit stream is divided and
processed in two layers:
Network Abstraction Layer (NAL)
Video Coding Layer (VCL)
NAL is directed towards making the bitstream transmission compliant and VCL defines
the actual format that encoded video data must adhere to. It is the responsibility of NAL
to encapsulate the data produced by VCL.
The H.264 NAL defines NAL units that packet the coded video data. A NAL unit
consists of a single header byte and corresponding payload. The first bit of the header is
always zero, bits 1-2 represent the NAL reference ID, and bits 3-7 identify what type of
data is contained within the appended payload. NAL units are categorized into VCL and
non-VCL units. The payload of a VCL unit contains actual encoded video data that
translates into frames. The payload of a non-VCL unit contains information that
describes the format of the data stream.
The VCL contains the actual encoded video frames. The H.264 is a block-based
hybrid decoding standard [9], i.e. the image is broken down into rectangular blocks and
both temporal and spatial predictions are performed. The residual of the predictions
themselves are sent or stored as the payload within a NAL unit. Figure 2.2 shows
H.264/AVC in a transport environment.
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H.264/AVC Conceptual Layers
Video Coding Layer
Encoder
Video Coding Layer
Encoder
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TCP/IP
Wired Networks Wired Networks
Figure 2.2 H.264/AVC in a Transport Environment [12]
2.2.2 Macroblocks and Slices
The H.264 defines a macroblock as a 16x16 luminance region and its corresponding 8x8
chrominance values. One of the major advances that the H.264/AVC offers is the ability
to encode sub-blocks down to 4x4 for motion prediction. A series of macroblocks are
grouped together into a slice. An image may be composed of a single or several
slices.
Furthermore, slices that share properties can be combined into slice groups. Slice groups
have no geometric constraints and the number of macroblocks per slice need not be
constant within a picture. Figure 2.3 shows the subdivision of a frame into slices and
slice groups.
15
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Figure 2.3 Subdivision of a Frame into Slices and Slice Groups [6]
Macroblocks within a slice are processed in a raster scan order. The slices are decoded in
the order that they are read or received.
The H.264/AVC standard defines five types of slices I, P, SI, SP, and B. A coded
picture may be composed of different types of slices. A Baseline Profile bit stream may
include only I and P slices. The Main or Extended Profile coded picture may contain a
mixture of I, P and B slices. An I slice contains only I macroblocks that are encoded
using both inter and intra prediction. A macroblock may be compressed using
either
algorithm. The encoder determines which method yields the highest compression rate
and groups them into slices accordingly. Intra prediction is aimed at removing spatial
redundancy and uses adjacent previously
encoded frames. P slice contains P
macroblocks and/or I macroblocks. B slice contains B macroblocks and/or I
macroblocks. SP slice contains P and/or I macroblocks. SI contains SI macroblocks (a
special type of intra coded macroblock). SP and SI slices facilitate switching between
coded streams.
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2.2.3 H.264/AVC Encoder
The encoder includes two dataflow paths, a forward path and a reconstruction path. With
the exception of deblocking filter, most of the basic functional elements are present in the
previous standards, but important changes occur in the details of each functional block.
The basic building blocks of a H.264/AVC encoder are shown in Figure 2.4.
Fn
current
Fn-I
reference
Fn
reconstructed
(VH 0
> ME
* MC
Choose
Intra
prediction
Intra
prediction
Filter
OH
T'
<-
Q
Reorder Entropy
Encode
Figure 2.4 H.264/AVC Encoder [1]
Encoder (Forward Path): An input frame is processed in units of macroblock.
Each macroblock is encoded in intra or inter mode, and for each block in the macroblock,
a prediction
'P'
is formed based on the reconstructed picture samples. The term
"block"
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is used to denote a macroblock partition or sub-macroblock partition (inter coding) or a
16x16 or 4x4 block of luma samples and associated chroma samples (intra coding). In
intra mode,
'P'
is formed from samples in the current slice that have previously encoded,
decoded and reconstructed. In inter mode,
'P'
is formed by motion-compensated
prediction from one or two reference pictures. In Figure 2.4, the reference picture is
shown as the previous encoded picture Fn-i- The prediction
'P'
is subtracted from the
current block to produce a residual block Dn that is transformed and quantized to give X,
a set of quantized transform coefficients which are reordered and entropy encoded. The
entropy-encoded coefficients, together with side information required to decode each
block within the macroblock form the compressed bitstream which is passed to a
Network Abstraction Layer (NAL) for transmission or storage [1].
Encoder (Reconstruction Path): The encoder reconstructs each block in a
macroblock to provide a reference for future predictions. The coefficients X are rescaled
(Q1) and inverse transformed (T1) to produce a difference block D n. The prediction
block
'P'
is added to D n to create a reconstructed block uF (u indicates that it is
unfiltered). A filter is applied to reduce the effects of blocking distortion and the
reconstructed reference picture is created from a series of blocks F n [1].
Decoder: The decoder receives a compressed bitstream from the NAL and
entropy decodes the data elements to
produce a set of quantized coefficients X. These are
scaled and inverse transformed to give D n. Using the header information decoded from
the bitstream, the decoder creates a prediction block 'P', identical to the
original
prediction
'P'
formed in the encoder.
'P'
is added to Dn to produce uF which is filtered
to create each decoded block F
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2.2.3.1 Intra Prediction
When a block or macroblock is coded in intra mode, a prediction block is formed based
on previously encoded and reconstructed blocks in the same frame. This prediction is
subtracted from the current macroblock or block and the result of the subtraction
(residual) is compressed and transmitted to the decoder, together with the information
required for the decoder to repeat the prediction process. The decoder creates an
identical prediction and adds this to the decoded residual or block. The encoder bases its
prediction on encoded and decoded image samples (rather than on original video frame
samples) in order to ensure that the encoder and decoder predictions are identical. Intra
prediction may occur at both the luma macroblock (16x16) and sub-block levels.
2.2.3.2 Inter Prediction
Inter Prediction creates a prediction model from one or more previously encoded video
frames using block based motion compensation. It aims at removing temporal
redundancies in a video sequence. Inter prediction macroblocks must reside in P-slices
and require a history of previously encode frames to be kept in memory. The encoder
manages the reference frame buffer and communicates to the decoder via the bit-stream
regarding what images to keep in its buffer. The availability of multiple reference frames
for motion compensation is a new feature offered with the H.264/AVC standard. It
proves most useful in sequences with repetitive motion or appearances.
For inter prediction a 16x16 macroblock can be partitioned into any 4x4 multiple.
If the macroblock is broken into four 8x8 blocks, an additional field is added to the bit
19
stream for each sub block to specify whether or not and how the 8x8 sub block is
partitioned. Chroma blocks are divided according to their luma counterpart, i.e. the
largest chroma block is 8x8 and the smallest is 2x2. The chroma block is half the
resolution of the luma. Each macroblock partition has a motion vector and a reference
number associated with it. For an 8x8 partition, only one reference frame may be used.
All four 4x4 blocks within an 8x8 partition must all use the same reference frame. The
reference frame number specifies which frame the prediction used and the vector
correlates to the block used within the referenced frame. If the encoder decides to divide
a macroblock into 4x4 partitions, it must send sixteen motion vectors and reference frame
numbers. It is upto the encoder to balance the tradeoff between the cost of
transmitting/storing motion vectors and the savings of accurate motion prediction that
results in low energy residuals [11].
Important differences from earlier standards include support for a range of block
sizes (from 16x16 downto 4x4) for motion compensation, support for multiple reference
frames (reference frame can be chosen from a set of
'n'
frames), intra-frame prediction,
quarter sample resolution in the luma component, and an in-loop deblocking filter (used
to remove blocking-distortion).
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2.2.3.3 Motion Estimation
Since multiple video frames are displayed each second, long sequence of image frames
can contain very similar data. Motion estimation compares the sequence of image frames
in a video to find temporal redundancies and only encode the changes that occur between
frames. These changes are often confined to specific portions of the image where
movement is occurring, allowing motion estimation techniques to result in a large
decrease in the video stream size [17].
Three different types of picture frames can be encoded by the motion estimation
block: I, P, and B. I-frames are coded independently from any other frames. These
provide a baseline reference for the other frames to be decoded from. Because they
include a full picture frame worth of data, they can only be compressed moderately.
P-
frames are predictively coded picture frames, encoded with reference to previous
I- or P-
frames. B-frames (bi-directionally predictive-coded frames) are the most highly
compressed type of frame, making reference to both past and future
I- or P-frames in the
video sequence [5].
2.2.3.4 Tree Structured Motion Compensation
H.264/AVC supports motion compensation block sizes ranging from 16x16 to 4x4
luminance samples with many options between the
two. Figure 2.5 shows the different
macroblock partitions for motion estimation and compensation.
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1 macrobtock partition of
16*16 luma samples and
associated chroma samples
Macroblock
partitions
2 macroblock partitioas of
16*8 luma samples and
associated chroma samples
2 macroblock partitions of
8*1 6 lima samples and
associated chroma samples
0 1
4 sub-macroblocks o!
8*8 luma samples and
associated chroma samples
0 1
2 3
1 sub-macrobSock partition
of 8*8 luma samples and
associated chroma samples
2sub-macrobiock partitions
of 8*4 luma samples and
associated chroma samples
2 sub-macroblock partitions
of 4*8 luma samples and
associated chroma samples
4 sub-maciobtock partitions
of4*4 luma samples and
associated chroma samples
Sub-macroblock
partitions 0 1
0 1
2 3
Figure 2.5Macroblock Partitions forMotion Estimation and Compensation [9]
The luminance component of each macroblock (16x16) may be split up in four ways as
shown in Figure 2.5: 16x16, 16x8, 8x16, 8x8. Each of the sub-divided regions is a
macroblock partition. If the 8x8 mode is chosen, each of the four 8x8 macroblock
partitions within the macroblock may be split in a further four ways as
shown in Figure
2.5: 8x8, 8x4, 4x8, 4x4 (known as macroblock sub-partitions). These partitions and sub
partitions give rise to a large number of possible combinations within each macroblock.
This method of partitioning macroblocks into
motion compensated sub-blocks of varying
size is known as tree structured motion compensation. A separate
motion vector is
required for each partition or sub-partition. Each motion vector must
be coded and
transmitted; in addition, the choice of partition(s)
must be encoded in the compressed
bit-
stream. Choosing a large partition size (e.g. 16x16, 16x8, 8x16)
means that a small
number of bits are required to signal the choice of motion vector(s)
and the type of
partition; however, the motion
compensated residual may contain a
significant amount of
m
energy in frame areas with high detail. Choosing a small partition size (e.g. 8x4, 4x4 )
may give a lower energy residual after motion compensation but requires a large number
of bits to signal the motion vectors and the choice of partition(s). The choice of partition
size has a significant impact on the compression performance. In general, a large
partition size is appropriate for homogeneous areas of the frame and a small partition size
may be beneficial for detailed areas [3].
2.2.3.5 Transform and Quantization
Many a time, the spatial domain is not the most efficient place to work in, it is quite
difficult to separate high frequency data in spatial domain. The transform stage
transforms the image data from the spatial domain into the frequency domain such as
Fourier or Discrete Cosine. The idea is that high frequencies in an image may be
removed without risking the integrity of the image. The H.264/AVC uses an integer
version of the Discrete Cosine Transform (DCT). This transformation reorders the block
data according to its frequency grouping low frequency information together. High
frequency data shows up as edges or boundaries while low frequency data resides in
smooth regions. Removing low frequency or DC energy results in a drastically different
image whereas high frequency energy may be removed without affecting the integrity of
the image. Thus low frequency data has high priority while the high frequency data has
low priority. By transforming images from spatial domain into the frequency domain,
low priority data may be easily removed. DCT
requires floating point arithmetic which
complicates hardware, hence to simplify the transform, H.264/AVC standard defines
three transforms that only require simple 16-bit integer
arithmetic.
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The purpose of quantization is to remove the components of the transformed data
that are unimportant (high frequency coefficients) to the visual appearance of the image
and to retain the visually important components (low frequency components). Removing
high frequency coefficients removes image information but maintains most of the
perceptual quality since human eye cannot distinguish high frequency detail very well.
Once removed the less important components cannot be replaced and so quantization is a
lossy process. The amount of quantization can be adjusted depending on the desired
image quality and compression rate. The quantizer step size between successive rescaled
values is the critical parameter used to control image quality and compression in an
image or video CODEC. If the step size is large, the range of quantized values is small
and can be highly compressed during transmission, but the rescaled values are a rough
approximation to the original signal. If the step size is small, the re-scaled values match
the original signal more closely but the larger range of quantized values reduces
compression efficiency. A scalar quantizer maps one sample of the input signal to one
quantized output value and a vector quantizer maps a group of input samples (a vector) to
a group of quantized values.
H.264 uses a scalar quantizer. After the transform and quantization stages,
coefficients are in order from lower frequency to higher frequency. Since higher
frequency coefficients tend to be zero, this ordering produces a considerable coding
improvement in the entropy coding stage.
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2.2.3.6 Reordering
Reordering is to group the data into groups of nonzero and zero coefficients. Efficient
representation of zero coefficients is done before entropy encoding. In the encoding path
after transform and quantization a 16x16 macroblock consists of 16-4x4 luma coefficient
blocks and 8-4x4 chroma coefficient blocks as shown in Figure 2.6.
16 17
A Hj9
4o\
*i
Figure 2.6 Scanning Order ofResidual Blocks within aMacroblock [1]
If the macroblock was compressed using 16x16 intra prediction
then an additional 4x4
and 2-2x2 coefficient blocks are created from the DC coefficients. In such cases,
the
blocks are sent to the entropy encoder starting
with block -1 and finishing with block 25.
Otherwise blocks -1, 16 and 17 do not exist and are
therefore excluded. The actual
coefficients in a 4x4 block are sent in a zigzag scan order as
shown in Figure 2.7.
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Figure 2.7. Zigzag Scan Order for a Frame and Field
Frame macroblocks are sent in zigzag order and field macroblocks are sent in field scan
order.
2.2.2.7 Entropy Coding
Entropy encoding techniques are aimed at bit-level information. Entropy coding
compresses the final serial data stream by mapping frequently used symbols to actual bit
codes. The most frequently occurring symbols are mapped to shorter bit codes, while
less frequently occurring symbols are mapped to longer bit codes. This lossless encoding
reduces the bandwidth of the final video stream while allowing the data to be completely
reconstructed after transmission.
H.264/AVC offers improved entropy coding to compress the final data bit stream.
Instead of the older Variable Length Coding (VLC) used by MPEG-2, H.264/AVC offers
two new entropy coding techniques, called Context Adaptive Binary Arithmetic Coding
(CABAC) and Context Adaptive Variable Length Coding (CAVLC). CABAC uses
arithmetic coding with non-integer codewords to allow
greater bit rate reduction. It is
capable of adapting to different probability distributions
of data in order to better
correlate the current bit patterns. CAVLC offers some of the entropy coding
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improvements of CABAC without all of the hardware complexity. CAVLC is a more
adaptive version ofVLC with multiple code tables that can be used on the current context
of the video data. A comparison of the entropy coding types is shown in Table 2.1.
Characteristics VLC CABAC
Where it is used MPEG-2, MPEG-4, ASP
H.264/MPEG-4/AVC (high
efficiency option)
Probability distribution
Static: probabilities never
change
Adaptive: Adjusts
probabilities based on
actual data
Leverages correlation
between symbols
No: conditional probabilities
ignored
Yes: exploits symbol
correlations by using
contexts
Noninteger code words
No: low coding efficiency
for high coding symbols
Yes: exploits arithmetic
coding which generates
non-integer code words for
higher efficiency.
Table 2.1 Comparison ofH.264 Entropy Coding Approaches [10]
2.2.3.8 Deblocking Filter
A deblocking filter is implemented in the H.264/AVC
standard to reduce artifacts
produced by various compression techniques. By partitioning
the frame into
macroblocks the decoded image may have blocked artifacts.
A higher degree of
decoding will increase the likelihood of
"blocked"
images. The deblocking filter
operates on both 16x16 pixel macroblocks and on 4x4 pixel
block boundaries. For
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macroblocks, the filter reduces artifacts caused by different types of motion or intra
estimation being used in adjacent blocks. The filter also helps to remove artifacts caused
by transform/quantization of adjacent 4x4 blocks or from motion vector differences. The
deblocking filter operates on the two pixels on either side of a boundary using a context
adaptive non-linear filter [1]. The exact filter and filter strength used are dynamically
chosen according to the macroblock content and encoding method.
2.2.4 H.264/AVC Decoder
The decoder receives a compressed bitstream from the NAL and entropy decodes the data
elements to produce a set of quantized coefficients X. These are scaled and inverse
transformed to give D n. Using the header information decoded from the bit stream the
decoder creates a prediction block 'P', identical to the original prediction
'P'
formed in
the encoder.
'P'
is added to D n to produce uF n which is filtered to create each decoded
block F n. Figure 2.8 shows the block diagram of an H.264/AVC decoder.
Fn-1
reference
MC
Intra
prediction
F'n
reconstructed Filter <
Inter
Intra
uF'n
+ D'n NAL
Cti Reorder Entropyencoder
Figure 2.8 H.264/AVC Decoder [1]
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2.2.5 H.264/AVC Profiles
To address the large range of applications considered by H.264/AVC, three profiles have
been defined. Each profile adds a level of flexibility and complexity. They are:
Baseline Profile
Main Profile
Extended Profile
Baseline Profile: Typically considered the simplest profile, includes all the H.264/AVC
tools with the exception of the following tools: B-slices, weighted prediction, field
(interlaced) coding, picture/macroblock adaptive switching between frame and field
coding, SP/SI slices and slice data partitioning. This profile targets applications with low
complexity and low delay requirements. The Baseline Profile supports intra and inter
prediction using I and P frames and entropy coding using Context Adaptive Variable
Length Coding (CAVLC).
Main Profile: Supports together with the Baseline Profile a core set of tools; however,
regarding Baseline, Main does exclude redundant pictures features while including B
slices, weighted prediction, field coding, picture/macroblock adaptive switching between
frame and field coding, and CABAC. This profile typically allows the best quality at the
cost of higher complexity (especially due to the B-slices and CABAC) and delay. The
Main Profile includes support for interlaced video, inter prediction using B frames and
weighted prediction, and entropy coding using Context Adaptive Binary Arithmetic
Coding (CABAC).
Extended Profile: This profile is a superset of the Baseline Profile supporting all tools in
the specification with the exception of CABAC. The SP/SI slices and slice data
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partitioning tools are only included in this profile [12]. The Extended Profile does not
support interlaced video or CABAC, but adds modes for efficient switching between
coded bitstreams and improved error resilience using data partitioning.
2.2.6 Performance Comparison
Though H.264/AVC has the same basic blocks as most of the other CODECs, the
difference lies in the details of each block. Some of the major improvements in
H.264/AVC over the previous standards are given below.
Motion Fstimation
H.264/AVC introduces smaller block sizes, greater flexibility in block shapes, and greater
precision in motion vectors. This can result in a much higher temporal compression
because of the improved motion prediction that can be accomplished. H.264/AVC also
introduces the ability to use multiple reference frames for motion estimation.
Intra Fstimation
Intra estimation is a new feature added by H.264/AVC. Intra estimation can be used to
spatially compress an image when motion estimation does not give good results. This
works particularly well on flat backgrounds where the image changes in some consistent
way [5].
Transform
The integer transform used by H.264/AVC approximates the DCT, but uses substantially
simpler arithmetic. Smaller block sizes of 4x4 pixels are encoded and decoded rather
than 8x8 blocks, resulting in less blocking or ringing artifacts when compressed by the
quantization stage and therefore resulting in a better image quality. The integer transform
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matrix coefficients have been adjusted to be integers or simple ratios (such as Vi) so that
no multiplications are needed in the transform stage (a scaling multiplication is done in
the quantization stage). This means that all arithmetic for the transform can be
accomplished using additions and shifts [5].
Quantization
The scalar quantizer used by H.264/AVC also avoids any division or floating-point
arithmetic, enabling simpler integer arithmetic to be used. The quantization stage uses
mostly shifts and additions and only one multiplication per coefficient. The quantization
stage incorporates the post- and pre-scaling factors for the integer transform.
Because of the algorithm changes highlighted above, H.264/AVC compliant
encoders achieve the same reproduction quality as encoders that are compliant with the
previous standards while requiring 60% or less of the bit rate [2]. The bit rates for TV or
HD video (at broadcast and DVD quality) are reduced by a factor of between 2.25 and
2.5 when using H.264/AVC coding [7]. Table 2.2 shows the average bitrate savings of
each encoder relative to all other tested encoders over the entire set of sequences.
Coder MPEG-4 ASP H.263 HLP MPEG-2
H.264/AVC 38.62% 48.80% 64.46%
MPEG-4 ASP 16.65% 42.95%
H.263 HLP 30.61%
Table 2.2 Average bit-rate savings compared with prior coding schemes [7].
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Chapter 3
Design Procedure andAlgorithms
3.1 Quantizer Unit
As mentioned earlier, data contained in an image is prioritized according to frequency.
The low frequency data has high priority while the high frequency data has low priority.
By transforming images from spatial domain into frequency domain, low priority data
may be easily removed. Quantization maps the transformed data to a reduced range of
values so that the signal can be transmitted using fewer bits than the original signal. The
process is lossy, since it involves rounding fractional number to the nearest integer. The
basic algorithm of a quantizer is shown in Equation 3.1.
Z( = round
Y,J
-> Equation 3.1
Qstep
Equation 3.1 Basic Equation ofQuantization [1]
In the above Equation 3.1, Yj,j is the input matrix, Qstep is the quantizer step size, and Zy
is the output matrix. The rounding operation need not round to the nearest integer; for
example, rounding towards smaller integers can give perceptual quality improvements
[1]. H.264/AVC uses three transforms depending on the type of residual data: DC luma
transformed array of coefficients (4x4 matrix) in intra macroblocks predicted in 16x16
mode, DC chroma transformed array of coefficients (2x2 matrix) in any macroblock and
32
a residual data transformed array of coefficients (4x4 matrix) for all the other blocks in
the residual data.
Residual mode
The basic forward quantization algorithm is described in Equation 3.1. A total of 52
values of Qstep are supported and indexed by the input value QP. Each increase in QP
corresponds to a 12.5% increase in Qstep and Qstep doubles in size for every increment
of 6 in QP. Quantization step size values are shown in Table 3.1.
QP 0 1 2 3 4 5 6 7 8 9 10 11 12
QStep 0.625 0.6875 0.8125 0.875 1.000 1.125 1.250 1 .375 1 .625 1 .750 2.000 2.25 2.5
QP 18 24 30 36 42 48 51
QStep 5 10 20 40 80 160 224
Table 3.1 Quantization Step Sizes in H.264/AVC CODEC [1]
The wide range of Qstep makes it possible for the encoder to control the tradeoff
accurately and flexibly between bit rate and quality [1]. The values of QP can be
different for luma and chroma, both parameters are in the range 0-51 and the default is
that the chroma parameter QPc is derived from QPY so that QPc is less than QPy for QPY
>30.
The quantizer also incorporates a post scaling factor PF from the previous transform
block. PF is a , ab/2 or b /4 depending on the position (i, j), determined according to
Table 3.2 where a= Vi and b=V275 .
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Position PF
(0, 0), (2, 0), (0, 2) or (2, 2)
0
a'
(1,1), (1,3), (3,1) or (3, 3) b2/4
Other ab/2
Table 3.2 Position Factor (PF) Look-Up Table [1]
Incorporating PF gives us Equation 3.2
Zi}
= round
f
PF
^
Qstep j
-> Equation 3.2
Equation 3.2. Algorithm ofQuantizer Including Position Factor (PF) [1]
In Equation 3.2, Wy is the unweighted input matrix, PF is the position factor, and Qstep is
the quantization step size. In order to simplify the arithmetic, the factor (PF/Qstep) is
implemented as a multiplication by a factor MF and a right shift, thus avoiding division
operations.
ME PF
\ qbils
and qbits - 15 + floor[^fj
Zi j
= round
Qstep
( MF\
w.
o Qtnts
J
> Equation 3.3
'J qbi
Equation 3.3 Divisionless Equation [1]
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Since the division operation in Equation 3.3 is an integer power of two, it can be
implemented as a simple right shift resulting in the final unsigned integer arithmetic
version shown in Equation 3.4.
Z, . W.>; |MF + / ) qbits
sign(Zjj)
=
sign(WiJ)
> Equation 3.4
Equation 3.4 Unsigned Integer Arithmetic Implementation [1]
In Equation 3.4 indicates a binary shift right. The factor f represents dead zone
compensation factor. In the reference model, f is 2qb,ts/3 for intra blocks and 2qbi,s/6 for
inter blocks. The factors f, qbits, and MF are fixed, known values. For hardware
implementation, they will be precalculated and placed in LUTs (Look Up Table) indexed
by QP. Table 3.3 shows the Multiplication Factor (MF) for different values of (i, j).
QP
Positions
(0,0),(2,0),(2,2),(0,2)
Positions
(1,1),(1,3),(3,1),(3,3)
Other positions
0 13107 5243 8066
1 11916 4660 7490
2 10082 4194 6554
3 9362 3647 5825
4 8192 3355 5243
5 7282 2893 4559
Table 3.3. Multiplication Factor (MF) [1]
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4x4 luma DC Quantization and 2x2 chroma DC coefficient quantization
If the macroblock is encoded in 16x16 intra mode, then the quantization algorithm is
slightly altered for the quantization of the input matrix because of a difference in the
previous transform block. The algorithm for the DC luma transformed array is shown in
Equation 3.5.
'Du.fl\
=f^K, ,>+2/) (qbits + 1)
sign (Zdo.j)) = sign (YD(i,j)) > Equation 3.5
Equation 3.5 DC Luma Quantization [1]
MF(i,j) is the multiplication factor for the position (i, j), f and q bits are as defined
before.
The 2x2 chroma coefficient quantization algorithm is shown in Equation 3.6. The input
and output matrices are 2x2 instead of 4x4 and the MF for the position vector (0,0) is
used.
7 = \YDUJ)\MF(0fi) +2f) (qbits + 1)
sign (Zdo.j)) = sign (YD<i. j>) > Equation 3.6
Equation 3.6 DC Chroma Quantization [1]
36
3.1.1 Hardware Implementation
H.264/AVC uses scalar quantization algorithm that has been specifically designed with
hardware implementation in mind. Hence, the quantizer can be implemented without the
use of floating point arithmetic or integer division. Figure 3.1 shows the hardware
implementation of the H.264/AVC quantizer.
^>
Input and
coefficient
lookup
Pipeline Registers
N-stage
C> pipelined c
multiplier Add and
Shift
Figure 3.1 Hardware Implementation ofH.264/AVC Quantizer [18]
The hardware implementation of the quantizer consists of two pieces, the data paths and
the LUT. The first stage of the pipeline will accept the block input and use it to look up
the required values for the coefficients MF, f, and qbits. These coefficients, along with
the input matrix will then be fed through an array of 16 pipelined multipliers. The final
stage will then implement the add and shift.
The LUT accepts as inputs QP and the current value of mode. From this the value
ofMF for each data path is determined, as well as the values of f and QP_div_6 ( 15 +
QP_div_6 = qbits). In this implementation, the LUT was modeled using Verilog case
statements and constants providing all the required values in 1 clock cycle. Since
QP is
limited to a maximum of 52 values, these mathematical calculations do not need to be
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performed in hardware. To improve the performance of the LUTs, the results of QP
divided by 6 and QP mod 6 are precalculated and built into the case statements.
The outputs from the LUT along with the delayed Y input (Y was delayed one
cycle to match the delay from the lookup table.) were then fed into an array of sixteen
data paths. Each data path received one element of the 4x4 input matrix as well as the
corresponding MF, f, QP_div_6, and mode values. The basic data path is shown in Figure
3.2.
QP_div_fj
Figure 3.2 Basic Data Path ofQuantizer [18]
In Figure 3.2, vertical bars indicate pipelined registers. The full data path consists of
eight pipeline stages, six for the multiplication and two for the add and shift. The
multiplication is implemented with a Wallace Tree Multiplier. Multiplication of the 16-
bit Y value and 14-bit MF yields a 30-bit result.
In early implementations, a one stage thirty bit adder was used, accomplishing the
full add and shift in one cycle. This proved to be the critical path within the data path and
was redesigned to use the implementation in Figure 3.2. In this implementation, the 30-
bit addition is broken into two 15-bit additions, thus greatly reducing the time needed to
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propagate carries across the addition. Additionally, since qbits is defined as 15 +
QP_div_6, the result of the addition will always be right shifted a minimum of 15 places.
Consequently, only the carry out of the lower half of the addition is required. The second
stage of the add and shift portion, then propagates the carry from the lower half to the
upper using a 16-bit incrementer circuit. Both the adders and the incrementer are
implemented as Fast Carry Look-Ahead Adders. The carry out from the lower half is
used as the select line to a bank of multiplexers to choose either the incremented or non-
incremented value for shifting. Finally, a barrel shifter is used to right shift the value by
QP_div_6 places to produce the final output.
In addition to the basic data path described above, a mode input is provided to
select between various quantization modes. When in DC luma or DC chroma modes, the
mode input is used as select line for left shifting the f input one place and then right
shifting the final output one additional place. When operating in 2x2 DC chroma mode,
the outputs from the 12 unnecessary datapaths are ignored, the current implementation
does not explicitly shut them off.
Finally, if this design were to be combined with the hardware implementation of
the preceding transform block, total latency could be reduced from nine cycles to eight.
Currently, no processing is done on the Y input during the first cycle when the LUT is
being accessed. Since all the LUT inputs are control lines not dependent
upon Y, the
LUT access could be done in parallel with the last stage or stages of the transform block,
thus reducing the latency from nine clock cycles to eight clock
cycles.
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3.2 Entropy Encoder Unit
A Huffman entropy encoder maps each input symbol into a variable length codeword
based on the probability of occurrence of different symbols. The constraints on variable
length codeword are that it must (i) contain an integer number of bits and (ii) be uniquely
decodable (i.e. the decoder must be able to identify each code word without ambiguity.
In entropy encoding, the coefficients of the incoming matrix are read in zigzag order as
shown in Figure 3.3.
Figure 3.3 Zigzag Ordering [1]
This ordering is arranged based on the increasing spatial
frequency. Since many of the
higher frequency values will be zero, this zigzag pattern will be
beneficial for the coding
scheme used.
Initially, a new DC-coefficient is determined using
differential pulse-code
modulation (DPCM). This is determined by taking the difference between the
current
DC-coefficient and the DC-coefficient of the previous 8x8 block
used. If there was no
previous block, then the previous value is set to 0. For
8-bit gray-scale pixel values, the
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maximum size value from the DCT was determined to be 11 bits plus a sign bit. A
difference magnitude coding, SSSS, is then determined from the following table. The
SSSS value is a 4-bit value representing the size of the value. Table 3.4 shows the SSSS
value and the corresponding Huffman Codes.
ssss Difference Code Length Huffman Code
0 0 2 00
1 -1,1 3 010
2 -3,-2,2,3 3 Oil
3 -7..A.4..1 3 100
4 -15..-8.8..I5 3 101
5 -31 .16,16.31 3 110
6 -63. .-32,32-63 4 1110
7 -I27..-64.64..127 5 11110
8 -255. .-128,128-255 6 111110
9 -511..-256,256..5I1 7 1111110
10 -1023..-5 12,5 12-1 023 8 11111110
11 -2047. .-1024,1024-2047 9 111111110
Table 3.4 Huffman Table [13]
The coding obtained from the above table is then encoded using
Huffman tables.
Huffman tables are based primarily on the probabilities of the values used. The more
frequently used values have the shortest codes assigned to them. There is no standard or
default table that is always used. The value is finally encoded using the Huffman value
for the difference magnitude with the sign bit attached to the end. The value is attached
afterwards but without the most significant bit (MSB) since the code itself represents the
size of the value. The example in Figure 3.4 shows how a value is encoded.
Value
-74
Sign bit
1
Value
(binary)
1001010
Size
Huffman Code
11110
Value - MSB
(binary)
001010
Output
(code + sign + (value - MSB))
101001010
Figure 3.4 Huffman Encoding Example
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The AC-coefficients are coded slightly differently using an 8-bit value
represented as RRRRSSSS. The run length, 4-bit RRRR value, is the number of zeros
preceding a non-zero value using the zigzag format of reading a matrix described earlier.
The non-zero value is then coded by size, 4-bit SSSS value, as was described for the
difference magnitude. Table 3.5 shows the possible combinations for the AC-coefficient
coding.
ssss
RRRR 0 1 2 3 4 5 6 7 8 9 10
0 EOB 1 2 3 4 5 6 7 8 9 OA
1 X II 12 13 14 15 16 17 18 19 1A
2 X 21 22 23 24 25 26 27 28 29 2A
3 X 31 32 33 34 35 36 37 38 39 3A
4 X 41 42 43 44 45 46 47 48 49 4A
5 X 51 52 53 54 55 56 57 58 59 5A
6 X 61 62 63 64 65 66 67 68 69 6A
7 X 71 72 73 74 75 76 77 78 79 7A
8 X 81 82 83 84 85 86 87 88 89 8A
9 X 91 92 93 94 95 96 97 98 99 9A
10 X Al A2 A3 A4 A5 A6 A7 A8 A9 AA
11 X Bl B2 B3 B4 B5 B6 B7 B8 B9 BA
12 X CI C2 C3 C4 C5 C6 C7 C8 C9 CA
13 X Dl D2 D3 D4 D5 D6 D7 D8 D9 DA
14 X E! E2 E3 E4 E5 E6 E7 F.8 E9 EA
15 ZRL Fl F2 F3 F4 F5 F6 F7 F8 F9 FA
Table 3.5 AC-Coefficient Coding [13]
There are two cases where the size of the value can be zero. This can occur when the run
length has 16 zeros so the RRRRSSSS value will be FO (ZRL). No more than 16 values
can be coded together using this format. If there is a run of more than 16 zeros, then it
must be split up into intervals of 16. The 00 (EOB) value is used when there are less than
16 values remaining in the block and they are all 0 [14]. The maximum size for an
AC-
coefficient is 10 bits plus a sign bit. These RRRRSSSS values are then encoded with a
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Huffman table as was described for the difference magnitude. The value output is the
Huffman code with the value, without the MSB, attached to the end of it.
3.2.1 Hardware Implementation
The Huffman encoding is done using a 5-stage pipeline. The Huffman lookup tables are
included between the input and shift stages and the arbiter contains a buffer. Figure 3.5
describes the structure of the Huffman Encoder.
12-bit
input
input
value
shift merge
merged
value
,
huff
table
huffman
code
arbiter
merged
value
buffer
output ,.8-bit
output
Figure 3.5 Huffman Encoding Architecture [16]
The value from the quantization stage enters the input stage of the Huffman encoder in
the appropriate zigzag ordering. Here the previous DC-coefficient is stored so that the
DPCM can be used to determine the difference magnitude. This stage also collects the
number of zeros coming in and determines the size of the non-zero value to get the
AC-
coefficient code. An address is determined to get the correct Huffman code from the
look-up table. The input value minus the MSB is passed on to the next stage.
The Huffman lookup table is comprised of 256x21 -bit entries. Sixteen bits are
used to allow for the maximum size code and five bits are necessary to store the size of
the code since the codes are of variable length. The address generated for AC-
coefficients is just the RRRRSSSS value obtained for the zero-run and the size of the
non-zero value. The difference magnitude Huffman codes are stored in the values not
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used by the AC-coefficients (hexadecimal addresses: OxOB-OxlO, OxlB-Ox20). These
addresses are determined by the input stage.
The shift stage receives the value from the input and the Huffman code from the
table. This stage then shifts the values so that the MSB is in the leftmost position in the
registers. These values are then sent on to the merge stage. The merge stage combines
the Huffman code and the value into a 27-bit maximum value, 16 bits maximum for the
code and 1 1 bits maximum for the sign bit and magnitude minus the MSB. This merged
value is sent on to the arbiter.
The arbiter combines the merged value with the total bit count of the merged
value into a 32-bit value. This value is stored in a buffer, which is necessary to help
increase the throughput. The size of the buffer used is 128x32 bits. This large size buffer
is not necessary for encoding; however, the decoding stage will share these buffers and
they need to be 128 words in length. Therefore, the entire buffer is used since it is
available.
The output stage receives data from the buffer through the arbiter. This stage
outputs the coded image 8-bits at a time. Since the output stage could receive values
larger than 8-bits in length from the arbiter, it needs to stall the pipeline until the entire
value is sent out. The buffer allows the rest of the pipeline to continue undisturbed while
the output stage takes multiple clock cycles to output the entire value from the arbiter.
The buffer clears up when the input stage starts receiving sequences of zeros. This is
because the input stage does not output something until a non-zero value or 16 zeros have
been obtained. The output of the encoder will be the compressed version of the image
video.
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Chapter 4
Synthesizable HDL Model
4.1 Quantizer Unit
As mentioned earlier, the hardware implementation of the quantizer consists of two
pieces: the data paths and the LUT. In this implementation, the LUT was modeled using
Verilog case statements and constants providing all the required values in one clock
cycle. The barrel shifter and multiplexer are implemented together as a single Verilog
case statement. Two separate case statements are used because the multiplication factors
are assigned based upon QP mod 6, while the dead zone compensation and shifting are
based upon QP div by 6. To improve the performance of the LUTs, the results of QP div
6 and QP mod 6 are precalculated and built into the case statements.
4.1.1 Designware Pipelined Multiplier
The multiplication of the 16-bit Y value and the 14-bit MF is implemented using Wallace
Tree Multiplier available as
Synopsys'
Designware component. The block diagram of
the Designware 6-stage pipelined multiplier is as shown in Figure 4.1 [15].
Figure 4.1 Designware PipelinedMultiplier [15]
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This multiplier DW02_mult_6_stage multiples the operand A by B to produce the
product (PRODUCT) with a latency of five clock cycles [15].
4.1.2 Designware Adder
The multiplication of the 16-bit Y value and 14-bit MF yields a 30-bit result. This 30-bit
result is broken into two 15-bit additions. Both the adders are implemented as this
Designware Fast Carry Look Ahead Adder. The block diagram of the Designware adder
is as shown in Figure 4.2 [15].
Figure 4.2 Designware Adder [15]
This adder DW01_add adds 2 operands A and B with a carry-in CI to produce the output
SUM with a carry-out CO.
4.1.3 Designware Incrementer
The second stage of the add and shift portion propagates the carry from the lower half to
the upper half using a 16-bit incrementer circuit. This adder is implemented as this
Designware Incrementer. The block diagram of the Designware Incrementer is as shown
in Figure 4.3 [15].
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Figure 4.3 Designware Incrementer [15]
4.2 Entropy Encoder Unit
4.2.1 huff_en.vhd
The encoder component does the Huffman encoding of the value coming in. The input
values are from the quantization stage.
reset Rvalue out
elk .done out
en de .valid out
hold in .hold out
value_in 12^ huff_en
7fc fi fo_rd_addr
done in
7fc fifo_wr_addr
valid_in
?
.fifo wr en
>_rd_val 32^ 31 fi fo_wr_val
Figure 4.4 I/Os for huff_en block
The output values are 8-bit values representing the encoded version of the image. The
signals with
"fifo"
at the beginning go to the shared buffers. They consist of the read and
write address and data lines and the write enable line. The hold_out signal is set high
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when the buffers fill up and the pipeline can not handle anymore data at the time. The
huff_en block is broken up into a 5-stage pipeline.
input
huff_en huff_en
shift
huff_en
merged
value
address
huff
table
huffman
code
huff_en
arb
merged
value
buffer
huff_en
_output
output
Figure 4.5. VHDL Architecture for huff_en Block [16]
huff_en_input.vhd
The huff_en_input component takes the input values and generates the look-up address to
get the appropriate Huffman code. To do the DPCM coding for the DC-coefficient, the
previous 8x8 block DC-coefficient is stored here to generate the difference that is coded.
The sequence of input values is always one DC-coefficient followed by 63
AC-
coefficients, so this is kept track of with an internal counter. This component determines
the size of the value and the number of preceding zeros that come in to generate the
RRRRSSSS value for the coding. For the difference magnitude, only the SSSS value is
necessary. The RRRRSSSS value becomes the address to the Huffman table. The
addresses for the difference magnitude are encoded as described in Chapter 3. The
output values consist of the original value, the size of the value, and the address to the
table.
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reset
huff en
Jnput
elk 'L value out
en de 4^ value len
hold in
_ done out
value in 12^ _ valid out
done in 8^huff addr
valid in
Figure 4.6. VHDL Architecture of huff_en_input Block
huff_en_tabl.vhd, huff_en_tab2.vhd, huff_en_tab3.vhd
Each of these tables is 256x8 bits in size and allow for 256x24 bits of data to be stored;
however only 21 bits are necessary to store the Huffman codes. The maximum code
value is 16 bits in size and the remaining 5 bits represent the size of the code (0-16). The
huff_en_tab_l block stores the sizes of the codes in the 5 least significant bits. The code
is right justified in the 16 combined bits of huff_tab_2 and huff_tab_3.
huff_en_shift.vhd
The huff_en_shift component takes the input value and removes the MSB from it since
that bit will be encoded in the Huffman code itself. It then left justifies both the value
and the code in their respective fields. The value field is now 1 1 bits without the MSB
and the code is 16 bits in size. The values and their sizes are sent to the next stage.
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reset
elk
hold in
'L value out
value in ]L 4^
value out len
value_in_len 4fc
huff_en
shift
]L huff out
huff_in '6
-V huff out len
_ done out
huff_in_len -V
.valid out
done in
^
valid in _
Figure 4.7. VHDL Architecture for huff_en_shift Block
huff_en_merge . vhd
The huff_en_merge block takes the value and code and merges them into a maximum 27-
bit value. The code is first followed by the value and it is left justified in the 27-bit field.
The two count values are added and also sent to the output as a 5-bit value.
reset
_
huff_en
2L value out
5fc value out
.done out
elk
hold in _
value in 'I
ilue_in_len 4fc
Jen
huff_in 16
.valid out
huff_in_len -V
done in
valid in
Figure 4.8. VHDL Architecture for huff_en_merge Block
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huff_en_arb.vhd
The huff_en_arb block does all the interactions with the buffer. It takes the value and
size coming in and combines it into a 32-bit value where the first 5 bits are the size and
the remaining 27 bits are the value.
The done_in signal must also be placed in the buffer so that it can be matched
with the appropriate value. If the value size is 27 bits, then the five bits representing the
size are encoded as 11111. When the size is less than 27 bits in size, the done_in signal
is placed in the LSB of the value going to the buffer. When the buffer values are read,
the done_out signal will be decoded from this format. Since the maximum size value is
27, the 1 1 1 1 1 value will only be used when the size is 27 and done_in was set.
The arbiter stores the read and write address into the buffer. It determines
whether the buffer is full with the use of a wrap bit. Initially, both addresses and wrap
bits are set to 0. Whenever the address wraps around from the bottom of the buffer back
to the top, the wrap bit is flipped. When the valid_in line goes high, the value_in lines
are written to the buffer and the write address is incremented. The valid_out signal goes
high when the addresses are different from each other indicating that there is data in the
buffer. The value associated with the current read address is sent on to the next stage. If
the hold_in signal from the next stage is set, no value is sent and the read address remains
where it is while the buffer can still be filling up. The hold_out signal is set high when
the buffer fills up. This is determined when both read and write addresses are equal but
the wrap bits are different. The hold_out bit stalls the DCT, quantization,
and the
previously mentioned Huffman encoding components until
the output stage can send out
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the data to free up the buffer. When both read and write addresses and wrap bits are
equal, then the buffer is empty and nothing is done.
reset
huff en
_arb
-L value out
elk
^
-5^
val ue_out_len
_ done out
hold in
^
value in 2L
value_in_len ^
done in _
^valid_out
_ hold out
7^fifo rd addr
valid in 7^fifo wr addr
fifo_rd_vaI
-^
_ fifo wr en
fo_wr_val
Figure 4.9. VHDL Architecture for huff_en_arb Block
huff_en_output.vhd
The huff_en_output block takes the values from the huff_en_arb component and outputs
the values 8 bits at a time. Initially, the internal storage register and the register count are
set to 0. A value is obtained from the arbiter along with the size. If the size is less than 8
bits, then it is stored in the internal register and the total count is updated with the size to
be used in the next clock cycle. On the next clock cycle, the input is attached to the end
of the value in the internal register through a shifter. If the sum is greater than 8, then 8
bits are output, the merged value removes the 8 bits output, and the remaining bits are
placed in the internal register. The internal register is 27 bits in size and when it can not
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accommodate anymore input data, it sets the hold_out signal high to the arbiter until it
can clear out the register. This sequence continues on for the entire frame.
reset
huff_en
elk
..
hold in
_
8fc value out
_ done out
value in 2L
value_in_len sfc
.valid out
.hold out
done in _
valid in _
Figure 4.10. VHDL Architecture for huff_en_output Block
When the last value of the frame is to be sent, the done_in signal will be high. When this
occurs, the hold_out signal is set high until the internal register and the input value are
completely transmitted to signify the end of the frame. This is also the case where the
block will transmit data when there are less then 8 bits to work with. All the bits of the
last byte of the encoded data are not necessarily part of the actual data. The last byte of
data will have the done_out signal set high to indicate the end of the image. Once the
registers are cleared, the block can continue on with the next frame.
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Chapter 5
Testing and Results
5.1 Quantizer Unit
5.1.1 Testing
A testbench was implemented for verifying the quantizer. To test the design, behavioral
code was written to generate inputs for the quantizer. The inputs were fed to the
pipelined RTL implementation as well as single cycle behavioral model. The outputs
from these two implementations were then compared. In the case of mismatch, the bit of
the 4-bit by 4-bit fail signal that corresponds to the failed output was set high. This
allowed for easy identification of not only what cycle contained the error, but also which
element in the output matrix was incorrect.
5.1.2 Synthesis
The quantizer unit was synthesized using Synopsys Design Compiler. It makes use of the
Designware library components available with Synopsys. The worst case constraints
were prioritized so that speed was the most important factor and after speed was
maximized, the area was reduced adding additional constraints without affecting the
speed of the circuit. The worst case constraints for the technology library used are shown
below. The operating temperature is set to be 125C, and the voltage is set to be 1.62 V.
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****************************************
Report :
library-
Library: ssc_core_slow
Version: X-2005.09
Date - Tue Dec 20 16:19:46 2005
****************************************
Library Type : Technology
Comments : Operating condition (125.00 C, 1.62 V, slow)
Time Unit : Ins
Capacitive Load Unit : l.OOOOOOpf
Pulling Resistance Unit : lkilo-ohm
Voltage Unit : IV
Current Unit 1mA
Dynamic Energy Unit : l.OOOOOOpJ (derived from V,C units)
Operating Conditions:
Operating Condition Name
Library
Process
Temperature
Voltage
Interconnect Model
slow_125_1.62
ssc_core_slow
1.00
125.00
1.62
balanced tree
Operating Condition Name: slow_125_l . 62_WCT
Library : ssc_core_slow
Process 1 . 00
Temperature : 125.00
Voltage . 1.62
Interconnect Model : worst_case_tree
Input Voltages :
No input_voltage groups specified
Output Voltages:
No output_voltage groups specified
default_wire_load_capacitance : 0.000170
default wire load resistance : 0.000271
A set_dont_touch attribute was applied on the design once optimized so that it will not be
reoptimized when all the components will be put together for an ASIC.
Synthesis was performed in two steps. The first step consisted of a top down
synthesis of the data path. In the synthesis runs, it was determined that the data path was
significantly faster than the LUTs. To take advantage
of this extra slack in the data paths,
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an area constraint was applied to trade speed for area inside the data path. The second
step then treated the sixteen data paths as a single unit and synthesized the top level
including the LUTs. For both steps, the same design constraints were used to specify the
clock period, clock uncertainty, operating conditions, and input and output constraints.
The high power requirement of the quantizer block can be attributed to its high operating
frequency of 309MHz, due to which the dynamic power dissipation increases drastically.
"dynamic = Vt
where C is the load capacitance
V is the operating voltage
f is the frequency of operation
The synthesis results of both the data path and the quantizer unit are shown below.
Timing Report for quantizer_data_path:
****************************************
Report : timing
-path full
-delay max
-max_paths 1
Design quant_data_path
Version: X-2005.09
Date : Sat Dec 10 15:26:23 2005
****************************************
Operating Conditions: slow_125_l . 62 Library: ssc_core_slow
Wire Load Model Mode: enclosed
Startpoint : y_s8_reg[l]
(rising edge-triggered flip-flop clocked by my_clock)
Endpoint : y_s9_reg[4]
(rising edge-triggered flip-flop clocked by my_clock)
Path Group : my_clock
Path Type : max
Des/Clust/Port Wire Load Model Library
quant_data_path 10KGATES ssc_core_slow
increment_DW01_inc_l
5KGATES ssc_core_slow
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Point Incr Path
clock my_clock (rise edge)
clock network delay (ideal)
y_s8_reg[l] /CLK (fdflc3)
y_s8_reg[l] /QN (fdflc3)
propagate/inl [1] (increment)
propagate/Ul/A[l] (increment_DW01_inc_l)
propagate/Ul/U128/Y (or2c6)
propagate/Ul/UlOO/Y (and2c9)
propagate/Ul/U79/Y (invla3)
propagate/Ul/UlOl/Y (and2c3)
propagate/Ul/U117/Y (and2a3)
propagate/Ul/U84/Y (xor2a3)
propagate/Ul/SUM[7] (increment_DW01_inc_l )
propagate/ sum [7] (increment)
U575/Y (or2cl)
U564/Y (or3dl)
U682/Y (aolf2)
U1054/Y (or3c2)
U681/Y (invlal)
y_s9_reg[4] /D (fdflcl)
data arrival time
clock my_clock (rise edge)
clock network delay (ideal)
clock uncertainty
y_s9_reg[4] /CLK (fdflcl)
library setup time
data required time
data required time 2.98
data arrival time -2 . 98
slack (MET) 0.00
Area Report of quantizer_data_path:
****************************************
0.00 0.00
0.00 0.00
0.00 0.00 r
0.49 0.49 r
0.00 0 .49 r
0.00 0.49 r
0.14 0.63 f
0.18 0.81 r
0.17 0.98 f
0.25 1.23 r
0.26 1.49 r
0.30 1.79 f
0.00 1.79 f
0.00 1.79 f
0.25 2 .04 r
0.30 2 .34 f
0.32 2 .66 r
0.14 2.80 f
0.18 2.98 r
0.00 2.98 r
2.98
3.23 3.23
0.00 3 .23
0.10 3.13
0.00 3 .13 r
-0.15 2.98
2. 98
areaReport
Design
Version
Date
****************************************
quant_data_path
X-2005.09
Sat Dec 10 14:40:53 2005
Library (s) Used:
ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002 . 05/risc_design/core_slow. db)
Number of ports: 74
Number of nets: 767
Number of cells: 649
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Number of references : 39
Combinational area:
Noncombinational area:
Net Interconnect area:
19625.082031
19572 .253906
undefined (Wire load has zero net area)
Total cell area: 39197 480469
Power Report of quantizer_data_path:
****************************************
Report : power
-analysis_ef fort low
Design . quant_data_path
Version: X-2005.09
Date : Sat Dec 10 14:40:54 2005
****************************************
Library (s) Used:
ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002 . 05/risc_design/core_slow. db)
Information: The cells in your design are not characterized for
internal power (PWR-229)
Operating Conditions: slow_125_l . 62 Library: ssc_core_slow
Wire Load Model Mode: enclosed
Design Wire Load Model Library
quant_data_path 5KGATES
mult 5KGATES
mult_DW02_mult_6_stage_0
5KGATES
add_l 5KGATES
add_l_DW01_add_0 5KGATES
add_0 5KGATES
add_0_DW01_add_0 5KGATES
increment 5KGATES
increment DW01 inc 0 5KGATES
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc core slow
Global Operating Voltage = 1.62
Power-specific unit information :
Voltage Units = IV
Capacitance Units = l.OOOOOOpf
Time Units = Ins
Dynamic Power Units = lmW (derived from V,C,T units)
Leakage Power Units = Unitless
Cell Internal Power
Net Switching Power
0.0000 mW (0%)
3.9156 mW (100%)
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Total Dynamic Power = 3.9156 mW (100%)
Cell Leakage Power = 0.0000
Synthesis Results for Quantizer:
Timing Report for quantizer:
****************************************
Report : timing
-path full
Design
Version
Date
-delay max
-max_paths 1
quantizer
X-2005.09
Sat Dec 10 15:11:26 2005
****************************************
# A fanout number of 1000 was used for high fanout net computations.
Operating Conditions: slow_125_l . 62 Library ssc_core_slow
Wire Load Model Mode: enclosed
Startpoint : path21/QP_s8_reg [0]
(rising edge-triggered flip-flop clocked by my_clock)
Endpoint : path21/y_s9_reg [1]
(rising edge-triggered flip-flop clocked by my_clock)
Path Group: my_clock
Path Type : max
Des/Clust/Port Wire Load Model Library
quantizer 160KGATES ssc_core_slow
quant_data_jpath_6 10KGATES ssc_core_slow
Point Incr Path
clock my_clock (rise edge)
clock network delay (ideal)
path21/QP_s8_reg[0] /CLK (fdflc3)
path21/QP_s8_reg[0] /ON (fdflc3)
path21/U1636/Y (clklb3)
path21/U1302/Y (or2c9)
path21/U1668/Y (clklb3)
path21/U1296/Y (or2c2)
path21/U1295/Y (or3d6)
path21/U1279/Y (and2cl)
path21/U1675/Y (or3c2)
path21/U1677/Y (mx2d2)
path21/U1412/Y (or3dl)
path21/y_s9_reg [1] /D (fdflcl)
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0.00 0.00
0.00 0.00
0.00 # 0.00 r
0.57 0.57 r
0.36 0.94 f
0.35 1.28 r
0.31 1.59 f
0.23 1.82 r
0.13 1.94 f
0.44 2.38 r
0.26 2.64 r
0.15 2.79 f
0.18 2.97 r
0.00 2.97 r
3 .23 3 .23
0.00 3.23
0.10 3.13
0.00 3.13 r
0.16 2 . 97
2 . 97
data arrival time 2 . 97
clock my_clock (rise edge)
clock network delay (ideal)
clock uncertainty
path21/y_s9_reg[l] /CLK (fdflcl)
library setup time
data required time
data required time 2.97
data arrival time -2.97
slack (MET) 0.00
Area Report of quantizer:
****************************************
Report : area
Design quantizer
Version: X-2005.09
Date Sat Dec 10 15:11:25 2005
****************************************
Library (s) Used:
ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002 . 05/risc_design/core_slow. db)
Number of ports: 522
Number of nets: 888
Number of cells: 382
Number of references: 99
Combinational area: 347315.968750
Noncombinational area: 438004.531250
Net Interconnect area: undefined (Wire load has zero net area)
Total cell area: 785275.312500
Power Report of quantizer:
****************************************
Report : power
-analysis_effort low
Design
Version
Date
quantizer
X-2005.09
Sat Dec 10 15:11:25 2005
****************************************
Library (s) Used:
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ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002 . 05/risc_design/core_slow . db)
Information: The cells in your design are not characterized for
internal power. (PWR-229)
Operating Conditions: slow_125_l . 62 Library: ssc_core_slow
Wire Load Model Mode: enclosed
Design Wire Load Model Library
quantizer 160KGATES
quant_data_path_15 10KGATES
mult_15
"~
5KGATES
mult_DW02_mult_6_stage_0_15
5KGATES
add_17 5KGATES
add_17_DW01_add_0 5KGATES
add_3 3 5KGATES
add_33_DW01_add_0 5KGATES
increment_15 5KGATES
increment_15_DW01_inc_0
5KGATES
quant_data_path_14 10KGATES
mult_14 5KGATES
mult_DW02_mult_6_stage_0_14
5KGATES
add_16 5KGATES
add_16_DW01_add_0 5KGATES
add_32 5KGATES
add_32_DW01_add_0 5KGATES
increment_14 5KGATES
increment_14_DW01_inc_0
5KGATES
quant_data_path_13 10KGATES
mult_13
~
5KGATES
mult_DW02_mult_6_stage_0_13
5KGATES
add_15 5KGATES
add_15_DW01_add_0 5KGATES
add_31 5KGATES
add_31_DW01_add_0 5KGATES
increment_13 5KGATES
increment_13_DW01_inc_0
5KGATES
quant_data_path_12 10KGATES
mult_12 5KGATES
mult_DW02_mult_6_stage_0_12
5KGATES
add_14 5KGATES
add_14_DW01_add_0 5KGATES
add_3 0 5KGATES
add_3 0_DW01_add_0 5KGATES
increment_12 5KGATES
increment_12_DW01_inc_0
5KGATES
10KGATESquant_data_path_ll
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
s sc_core_s low
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc core slow
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mult_ll
mult_DW02_mult_6_stage_
add_13
add_l 3_DW0 l_add_0
add_2 9
add_2 9_DW0 l_add_0
increment_l 1
increment_l 1_DW0l_inc_0
quant_data_path_10
mult_10
mult_DW02_mult_6_stage_
add_12
add_12_DW01_add_0
add_28
add_2 8_DW01_add_0
increment_l 0
increment_10_DW01_inc_0
quant_data_path_9
mult_9
mult_DW02_mult_6_stage
add_ll
add_l 1_DW0 l_add_0
add_27
add_2 7_DW0 l_add_0
increment_9
increment_9_DW0 l_inc_0
quant_data_path_8
mult_8
mult_DW02_mult_6_stage
add_10
add_l 0_DWO l_add_0
add_2 6
add_2 6_DW0 l_add_0
increment_8
increment_8_DW01_inc_0
quant_dataj>ath_7
mult_7
mult_DW02_mult_6_stage
add_9
add_9_DW0 l_add_0
add_25
add_2 5_DW0 l_add_0
increment_7
increment_7_DW0 l_inc_0
quant_data_path_6
mult_6
mult_DW02_mult_6_stage
add_8
add 8 DW01 add 0
5KGATES
0_11
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
10KGATES
5KGATES
0_10
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
10KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
10KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
10KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
10KGATES
5KGATES
5KGATES
5KGATES
5KGATES
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
s sc_core_s 1ow
ssc_core_slow
ssc_core_slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc_core_slow
ssc_core_slow
ssc core slow
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add_24 5KGATES
add_24_DW01_add_0 5KGATES
increment_6 5KGATES
increment_6_DW01_inc_0 5KGATES
quant_data_path_5 10KGATES
mult_5 5KGATES
mult_DW02_mult_6_stage_0_5
5KGATES
add_7 5KGATES
add_7_DW01_add_0 5KGATES
add_23 5KGATES
add_23_DW01_add_0 5KGATES
increment_5 5KGATES
increment 5 DW01 inc 0 5KGATES
10KGATES
5KGATES
0_4
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
inc_0 5KGATES
10KGATES
5KGATES
quant_data_path_4
mult_4
mult_DW02_mult_6_stage
add_6
add_6_DW0 l_add_0
add_22
add_22_DW01_add_0
increment_4
increment_4_DW01_
quant_data_path_3
mult_3
mult_DW02_mult_6_stage_0_3
5KGATES
add_5 5KGATES
add_5_DW01_add_0 5KGATES
add_21 5KGATES
add_21_DW01_add_0 5KGATES
increment_3 5KGATES
increment_3_DW01_inc_0 5KGATES
quant_data_path_2 10KGATES
mult_2 5KGATES
mult_DW02_mult_6_stage_0_2
5KGATES
add_4
add_4_DW0 l_add_0
add_2 0
add_2 0_DWO l_add_0
increment_2
increment_2_DW01_inc_0
quant_data_path_l
mult_l
mult_DW02_mult_6_stage_0_l
5KGATES
add_3
add_3_DW0 l_add_0
add_19
add_19_DW01_add 0
increment 1
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
10KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
increment_l_DW01_inc_0 5KGATES
quant_data_path_0 10KGATES
mult_0 5KGATES
mult 0 DW02 mult 6_stage_l
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc core slow
ssc_ core slow
ssc core slow
ssc core slow
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add_2
add_2_DW01_add_0
add_18
add_l 8_DW0 l_add_0
increment_0
increment 0 DW01 i
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
0 5KGATES
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc core slow
Global Operating Voltage = 1.62
Power-specific unit information :
Voltage Units = IV
Capacitance Units = l.OOOOOOpf
Time Units = Ins
Dynamic Power Units = lmW (derived from V,C,T units)
Leakage Power Units = Unitless
Cell Internal Power
Net Switching Power
Total Dynamic Power
0.0000 mW
S8.5918 mW
(0%)
(100%)
88.5918 mW (100?
Results in tabular form:
Component Speed (MHz) Area (# of gates) Power (mW)
quantizer 309 785275 88.5918
quantizer_data_path 309 39197 3.9156
Table 5.1 Quantizer Results
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Figure 5.1 Netlist of quantizer Unit
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Figure 5.2 Netlist of quantizer_data_path Unit
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5.2 Entropy Encoder
5.2.1 Testing
The entropy encoder unit was tested by writing a test bench which provides input values
to the unit under test and output values are observed to test the functionality. Random
values and sequences of zeros were sent through the encoder to generate different codes.
The output of the huffman encoder was checked to make sure that it outputs eight bits at
a time without losing or adding bits. The arbiter and output blocks were checked to see
that the hold_out signal was generated correctly indicating that the buffers were full. The
data flow consistency was verified by changing the hold_in signal to fill up the buffers
and check for the output values.
5.2.2 Synthesis
The entropy encoder was synthesized using Synopsys Design Compiler. It makes use of
the GTECH library components available with Synopsys. This GTECH library is CMOS
based and gives us good idea of the size of the chip if made into an ASIC. The
constraints were prioritized so that speed was the most important factor and after speed
was maximized, area was reduced adding additional constraints without affecting the
speed of the circuit. A set_dont_touch attribute was applied on the design once
optimized so that it will not be reoptimized when all the components will be put together
for an ASIC.
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The timing analysis showed that the worst case path was huff_en_input block. This
component determined the size of the input value and generated the address to the look
up table to obtain the Huffman code to the output.
Some of the synthesized results of the Huffman encoder with their critical paths
highlighted are shown below.
Huffman_en Block:
Timing Report:
****************************************
Report : timing
-path full
-delay max
-max_paths 1
Design huff en
Version: X-2005.09
Date : Mon Dec 12 10:27:45 2005
****************************************
Operating Conditions: slow_125_l . 62 Library: ssc_core_slow
Wire Load Model Mode: enclosed
Startpoint: INP/huf f_addr_reg [1]
(rising edge-triggered flip-flop clocked by my_clock)
Endpoint : SHIFT/huf f_out_reg [6]
(rising edge-triggered flip-flop clocked by my_clock)
Path Group: my_clock
Path Type : max
Des/Clust/Port Wire Load Model Library
huff_en 10KGATES ssc_core_slow
huff_en_tab_3 5KGATES ssc_core_slow
huff_en_shift 5KGATES ssc_core_slow
Point Incr Path
clock my_clock (rise edge)
clock network delay (ideal)
INP/huf f_addr_reg[l] /CLK (fdef2al5)
INP/huf f_addr_reg[l] /Q (fdef2al5)
INP/huf f_addr[l] (huf f_en_input)
HET3 /address [1] (huf f_en_tab_3 )
HET3/U366/Y (clklb3)
HET3/U319/Y (and2c6)
HET3/U529/Y (or3d2)
HET3/U341/Y (invla3)
HET3/U365/Y (and2cl5)
HET3/U364/Y (or2cl5) 0.14 2.10 r
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0.00 0.00
0.00 0.00
0.00 0.00 r
0.74 0.74 r
0.00 0.74 r
0.00 0.74 r
0.18 0.92 f
0.24 1.16 r
0.27 1.43 f
0.42 1.85 r
0.11 1.96 f
HET3/U344/Y (invla3)
HET3/U447/Y (or3d3)
HET3/U122/Y (or2a3)
HET3/U534/Y (and2c3)
HET3/U70/Y (ao2i3)
HET3/U375/Y (oalf2)
HET3/U466/Y (or3dl)
HET3/value [6] (huf f_en_tab_3 )
SHIFT/huff_in[6] (huf f_en_shift )
SHIFT/U223/Y (and2a3)
SHIFT/huff_out_reg[6] /D (fdef2a3)
data arrival time
clock my_clock (rise edge)
clock network delay (ideal)
clock uncertainty
SHIFT/huff_out_reg[6] /CLK (fdef2a3)
library setup time
data required time
0.10 2.20 f
0.20 2 .40 r
0.22 2.62 r
0.11 2.73 f
0.30 3.02 r
0.10 3.12 f
0.27 3.39 r
0.00 3.39 r
0.00 3.39 r
0.25 3 .64 r
0.00 3.64 r
3 .64
4.00 4.00
0.00 4.00
0.10 3.90
0.00 3.90 r
0.26 3 .64
3.64
data required time 3.64
data arrival time -3.64
slack (MET) 0.00
Area Report:
****************************************
Report : area
Design : huff_en
Version: X-2005.09
Date : Mon Dec 12 10:27:45 2005
****************************************
Library (s) Used:
ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002 . 05/risc_design/core_slow. db)
Number of ports: 108
Number of nets: 288
Number of cells: 34
Number of references: 19
Combinational area: 30764.642578
Noncombinational area: 17509.160156
Net Interconnect area: undefined (Wire load has zero net area)
Total cell area: 48274.058594
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Power Report:
****************************************
Report : power
-analysis_ef fort low
Design : huff_en
Version: X-2005.09
Date Mon Dec 12 10:27:45 2005
****************************************
Library (s) Used:
ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002 . 05/risc_design/core_slow . db)
Information: The cells in your design are not characterized for
internal power. (PWR-229)
Operating Conditions: slow_125_l . 62 Library: ssc_core_slow
Wire Load Model Mode: enclosed
Design Wire Load Model Library
huff en
huff en tab 1
huff en tab 2
huff en tab 3
huff en input
huff en input
10KGATES
5KGATES
5KGATES
5KGATES
5KGATES
5KGATES
huf f_en_input_DW01_sub_5
5KGATES
huf f_en_input_DW01_inc_0
5KGATES
huff_en_shift 5KGATES
huff_en_arb 5KGATES
huff_en_arb_DW01_inc_l 5KGATES
huff_en_arb_DW01_inc_0 5KGATES
huff_en_merge 5KGATES
huf f_en_merge_DW01_add_0
5KGATES
huff_en_output 5KGATES
huff_en_output_DW01_add_l
5KGATES
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc_core_slow
ssc core slow
Global Operating Voltage = 1.62
Power-specific unit information
Voltage Units = IV
Capacitance Units = l.OOOOOOpf
Time Units = Ins
Dynamic Power Units = lmW (derived from V,C,T units)
Leakage Power Units = Unitless
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Cell Internal Power
Net Switching Power
Total Dynamic Power =
Cell Leakage Power
0.0000 mW (0%)
2.6889 mW (100%)
2.6889 mW (100?
0.0000
Huff en arb Block:
Timing Report:
****************************************
Report : timing
-path full
-delay max
-max_paths 1
Design : huff_en_arb
Version: X-2005.09
Date : Mon Dec 12 10:25:05 2005
****************************************
Operating Conditions: slow_125_l . 62
Wire Load Model Mode: enclosed
Library: ssc_core_slow
Startpoint : reset (input port clocked by my_clock)
Endpoint : valid_rd_reg
(rising edge-triggered flip-flop clocked by my_clock)
Path Group : my_clock
Path Type : max
Des/Clust/Port
huf f_en_arb
Point
Wire Load Model
5KGATES
clock my_clock (rise edge)
clock network delay (ideal)
input external delay
reset (in)
U490/Y (bufla9)
U405/Y (invla6)
U409/Y (bufla9)
U413/Y (or2cl)
U478/Y (aolf9)
U492/Y (or2cl)
U531/Y (aold2)
U317/Y (xor2b2)
U522/Y (or2cl)
U499/Y (and3d3)
U406/Y (and2a6)
U462/Y (or2c3)
valid rd_reg/D (fdf2a3)
Library
ssc core slow
Incr Path
0.00 0.00
0.00 0.00
0.60 0.60 r
0.12 0.72 r
0.25 0.96 r
0.17 1.13 f
0.36 1.49 f
0.28 1.78 r
0.36 2.14 f
0.24 2.38 r
0.34 2.71 f
0.32 3.03 r
0.18 3.22 f
0.25 3.47 r
0.18 3.65 r
0.09 3.75 f
0.00 3.75 f
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data arrival tir 3.75
clock my_clock (rise edge)
clock network delay (ideal)
clock uncertainty
valid_rd_reg/CLK (fdf2a3)
library setup time
data required time
4.00 4.00
0.00 4.00
0.10 3 . 90
0.00 3.90 r
0.15 3.75
3.75
data required time
data arrival time
3.75
-3.75
slack (MET) 0.00
Area Report:
****************************************
Report : area
Design . huff_en_arb
Version: X-2005.09
Date : Mon Dec 12 10:25:05 2005
****************************************
Library (s) Used:
ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP 2002 . 05/risc_design/core_slow. db)
Number of ports :
Number of nets:
Number of cells:
Number of references:
151
362
281
44
Combinational area:
Noncombinational area:
Net Interconnect area:
2800.044678
5948 .455566
undefined (Wire load has zero net area)
Total cell area: 8748.490234
Power Report:
****************************************
Report : power
-analysis_effort low
Design : huff_en_arb
Version: X-2005.09
Date : Mon Dec 12 10:25:05 2005
****************************************
Library (s) Used:
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ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002 . 05/risc_design/core_slow. db)
Information: The cells in your design are not characterized for
internal power. (PWR-229)
Operating Conditions: slow_125_l . 62 Library: ssc_core_slow
Wire Load Model Mode: enclosed
Design Wire Load Model Library
huff_en_arb 5KGATES ssc_core_slow
huff_en_arb_DW01_inc_l 5KGATES ssc_core_slow
huff en arb DW01 inc 0 5KGATES ssc core slow
Global Operating Voltage = 1.62
Power-specific unit information :
Voltage Units = IV
Capacitance Units = l.OOOOOOpf
Time Units = Ins
Dynamic Power Units = lmW (derived from V,C,T units)
Leakage Power Units = Unitless
Cell Internal Power = 0.0000 mW (0%)
Net Switching Power = 666.9734 uW (100%)
Total Dynamic Power = 666.9734 uW (100%)
Cell Leakage Power = 0.0000
Huff_en_input Block:
Timing Report:
****************************************
Report : timing
-path full
-delay max
-max_paths 1
Design huf f_en_input
Version: X-2005.09
Date : Mon Dec 12 10:23:49 2005
****************************************
Operating Conditions: slow_125_l . 62 Library: ssc_core_slow
Wire Load Model Mode: enclosed
Startpoint : value_in[2]
(input port clocked by my_clock)
Endpoint : huf f_addr_reg [2]
(rising edge-triggered flip-flop clocked by my_clock)
Path Group: my_clock
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Path Type : max
Des/Clust/Port Wire Load Model Library
huff_en_input 5KGATES ssc_core_slow
huff l_sub_5
5KGATES ssc_core_slow
Point Incr Path
clock my_clock (rise edge)
clock network delay (ideal)
input external delay
value_in[2] (in)
U702/Y (bufla9)
sub_118/minus/B [2] (huf f_en_input_DW01_sub_5 )
sub_l 18 /minus /U9/Y (clklb2)
sub_118/minus/U137/Y (or2c6)
sub_118/minus/U136/Y (or2c6)
sub_118/minus/U58/Y (or3d3)
sub_118/minus/U2 9/Y (or2c3)
sub_118/minus/U135/Y (or3d6)
sub_118/minus/U132/Y (or3d6)
sub_118/minus/U123/Y (xor2b3)
sub_118/minus/DIFF [10] (huf f_en_input_DW01_sub_5 )
U729/Y (clklb6)
U748/Y (oa4e3)
U941/Y (or2c6)
U954/Y (and3d6)
U835/Y (or3d6)
U957/Y (ao2e3)
U777/Y (invla6)
U613/Y (aold3)
U612/Y (or2c6)
huff_addr_reg[2] /D (fdef2a3)
data arrival time
clock my_clock (rise edge)
clock network delay (ideal)
clock uncertainty
huff_addr_reg[2] /CLK (fdef2a3)
library setup time
data required time
data required time 3.64
data arrival time -3.64
slack (MET) 0.00
0.00 0.00
0.00 0.00
0.60 0.60 f
0.06 0.66 f
0.25 0.90 f
0.00 0.90 f
0.16 1.07 r
0.13 1.20 f
0.11 1.31 r
0.13 1.44 f
0.18 1.62 r
0.12 1.74 f
0.09 1.83 r
0.26 2.09 f
0.00 2.09 f
0.12 2.20 r
0.27 2 .48 r
0.13 2.61 f
0.18 2.79 r
0.18 2.97 f
0.29 3.26 r
0.09 3.35 f
0.19 3.54 f
0.11 3.64 r
0.00 3.64 r
3.64
4.00 4 .00
0.00 4.00
-0.10 3.90
0.00 3.90 r
-0.26 3.64
3.64
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Area Report:
****************************************
Report : area
Design : huf f_en_input
Version: X-2005.09
Date : Mon Dec 12 10:23:49 2005
****************************************
Library (s) Used:
ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002.05/risc_design/core_slow.db)
Number of ports:
Number of nets:
Number of cells:
Number of references:
44
498
451
102
Combinational area:
Noncombinational area:
Net Interconnect area:
10700.830078
3457.140381
undefined (Wire load has zero net area)
Total cell area: 14157.979492
Power Report:
****************************************
Report : power
-analysis_ef fort low
Design
Version
Date
huf f
X-2005.09
Mon Dec 12 10:23:49 2005
****************************************
Library (s) Used:
ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002 . 05/risc_design/core_slow. db)
Information: The cells in your design are not characterized for
internal power. (PWR-229)
Operating Conditions: slow_125_l . 62 Library: ssc_core slow
Wire Load Model Mode: enclosed
Design Wire Load Model
huff_en_input 5KGATES
huf f_en_input_DW01_sub_5
5KGATES
huf f l_sub_4
5KGATES
Library
ssc_core_slow
ssc_core_slow
ssc core slow
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huf f l_inc_0
5KGATES ssc core slow
Global Operating Voltage = 1.62
Power-specific unit information :
Voltage Units = IV
Capacitance Units = l.OOOOOOpf
Time Units = Ins
Dynamic Power Units = lmW (derived from V,C,T units)
Leakage Power Units = Unitless
Cell Internal Power = 0.0000 mW (0%)
Net Switching Power = 1.4460 mW (100%)
Total Dynamic Power = 1.4460 mW (100%)
Cell Leakage Power = 0.0000
Huff_en_merge Block:
Timing Report:
****************************************
Report . timing
-path full
-delay max
-max_jpaths 1
Design
Version
Date
huf f_en_merge
X-2005.09
Mon Dec 12 10:19:15 2005
****************************************
Operating Conditions: slow_125_l . 62 Library: ssc_core_slow
Wire Load Model Mode: enclosed
Startpoint: huff_len[l]
(input port clocked by my_clock)
Endpoint : value_out_reg [12]
(rising edge-triggered flip-flop clocked by my_clock)
Path Group : my_clock
Path Type : max
Des/Clust/Port Wire Load Model Library
huf f_en_merge 5KGATES ssc_core_slow
Point Incr Path
clock my_clock (rise edge)
clock network delay (ideal)
input external delay
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0.00 0.00
0.00 0.00
0.60 0.60 r
huff_len[l] (in)
U449/Y (bufla9)
U456/Y (invla3)
U405/Y (and2c6)
U461/Y (or2c3)
U516/Y (invla9)
U369/Y (oa4f3)
U494/Y (or2cl)
U613/Y (oa2i2)
U612/Y (oalf3)
value_out_reg [12] /D (fdef2a2)
data arrival time
clock my_clock (rise edge)
clock network delay (ideal)
clock uncertainty
value_out_reg [12] /CLK (fdef2a2)
library setup time
data required time
0.12 0.72 r
0.25 0.97 r
0 . 17 1.14 f
0.27 1.41 r
0.34 1.74 f
0.41 2 .15 r
0.11 2.26 f
0.25 2 .52 r
0.13 2.65 f
0.26 2.91 r
0.00 2.91 r
2 . 91
3.30 3.30
0.00 3.30
0.10 3.20
0.00 3 .20 r
0.28 2.92
2 . 92
data required time
data arrival time
2 . 92
-2.91
slack (MET) 0.00
Area Report:
****************************************
Report : area
Design . huf f_en_merge
Version: X-2005.09
Date : Mon Dec 12 10:19:15 2005
****************************************
Library (s) Used:
ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002 . 05/risc_design/core_slow. db)
Number of ports:
Number of nets:
Number of cells:
Number of references:
75
468
421
59
Combinational area:
Noncombinational area:
Net Interconnect area:
5669.749512
2303 .159912
undefined (Wire load has zero net area)
Total cell area: 7972. 909668
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Power Report:
****************************************
Report : power
-analysis_ef fort low
Design
Version
Date
huf f_en_merge
X-2005.09
Mon Dec 12 10:19:15 2005
****************************************
Library (s) Used:
ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002 . 05/risc_design/core_slow. db)
Information: The cells in your design are not characterized for
internal power. (PWR-229)
Operating Conditions: slow_125_l . 62 Library ssc_core_slow
Wire Load Model Mode: enclosed
Design Wire Load Model Library
huf f_en_merge 5KGATES ssc_core_slow
huf f_en_merge_DW01_add_0
5KGATES ssc core slow
Global Operating Voltage =1.62
Power-specific unit information .
Voltage Units = IV
Capacitance Units = l.OOOOOOpf
Time Units = Ins
Dynamic Power Units = lmW (derived from V,C,T units)
Leakage Power Units = Unitless
Cell Internal Power = 0.0000 mW (0%)
Net Switching Power = 1.2707 mW (100%)
Total Dynamic Power = 1.2707 mW
(100'
Cell Leakage Power = 0.0000
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Huff_en_output Block:
Timing Report:
****************************************
Report : timing
-path full
-delay max
-max_paths 1
Design huf f_en_output
Version: X-2005.09
Date : Mon Dec 12 10:17:41 2005
****************************************
Operating Conditions: slow_125_l . 62 Library: ssc_core_slow
Wire Load Model Mode: enclosed
Startpoint : value_in_len [0]
(input port clocked by my_clock)
Endpoint : reg_reg[4] (rising edge-triggered flip-flop clocked by
my_clock)
Path Group : my_clock
Path Type : max
Des/Clust/Port Wire Load Model Library
huff_en_output 5KGATES ssc_core_slow
huff_en_output_DW01_add_l
5KGATES ssc_core_slow
Point Incr Path
clock my_clock (rise edge) 0.00
clock network delay (ideal) 0.00
input external delay 0.60
value_in_len [0] (in) 0.10
U572/Y (clkla3) 0.23
add_154/plus/B [0] (huf f_en_output_DW01_add_l) 0.00
add_154/plus/U36/Y (and2a3) 0.19
add_154/plus/U29/Y (or2c3) 0.12
add_154/plus/U5/Y (or3d6) 0.16
add_154/plus/U24/Y (oalc9) 0.12
add_154/plus/U38/Y (aole6) 0.19
add_154/plus/Ull/Y (invla3) 0.08
add_154/plus/U37/Y (aolf3) 0.18
add_154/plus/SUM[5] (huf f_en_output_DW01_add_l) 0.00
U911/Y (clklb3) 0.11
U623/Y (or2c6) 0.14
U621/Y (oala2) 0.20
U622/Y (and2a6) 0.24
U624/Y (or2c9) 0.11
U563/Y (invla9) 0.12
U638/Y (invlal5) 0.14
U630/Y (clklb3) 0.16
U565/Y (or2c9) 0.14
U932/Y (ao2i3) 0.30
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0..00
0..00
0..60 r
0..70 r
0..93 r
0..93 r
1..12 r
1.,24 f
1..40 r
1 .51 f
1 .71 r
1..79 f
1 .96 r
1 .96 r
2 .07 f
2 .21 r
2 .41 r
2 .65 r
2 .76 f
2 .88 r
3 .02 f
3 .18 r
3 .32 f
3 .62 r
reg_reg[4]/D (fdef2a9)
data arrival time
clock my_clock (rise edge)
clock network delay (ideal!
clock uncertainty
reg_reg[4] /CLK (fdef2a9)
library setup time
data required time
0.00 3.62 r
3.62
4.00 4.00
0.00 4.00
0.10 3.90
0.00 3.90 r
0.28 3.62
3.62
data required time
data arrival time
3.62
-3.62
slack (MET) 0.00
Area Report:
****************************************
Report : area
Design : huf f_en_output
Version: X-2005.09
Date : Mon Dec 12 10:17:41 2005
****************************************
Library (s) Used:
ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002 . 05/risc_design/core_slow. db)
Number of ports :
Number of nets:
Number of cells:
Number of references :
48
511
467
66
Combinational area:
Noncombinational area:
Net Interconnect area:
5259.431152
2980.510010
undefined (Wire load has zero net area)
Total cell area: 8239.940430
Power Report:
*************
***************************
Report : power
-analysis_ef fort low
Design
Version
Date
huf f_en_output
X-2005.09
Mon Dec 12 10:17:41 2005
****************************************
Library (s) Used:
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ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002 . 05/risc_design/core_slow. db)
Information: The cells in your design are not characterized for
internal power. (PWR-229)
Operating Conditions: slow_125_l . 62 Library: ssc_core_slow
Wire Load Model Mode : enclosed
Design Wire Load Model Library
huf f_en_output 5KGATES ssc_core_slow
huff_en_output_DW01_add_l
5KGATES ssc core slow
Global Operating Voltage = 1.62
Power-specific unit information :
Voltage Units = IV
Capacitance Units = l.OOOOOOpf
Time Units = Ins
Dynamic Power Units = lmW (derived from V,C,T units)
Leakage Power Units = Unitless
Cell Internal Power = 0.0000 mW (0%)
Net Switching Power = 873.5944 uW (100%)
Total Dynamic Power = 873.5944 uW (100%)
Cell Leakage Power = 0.0000
Huff_en_shift Block:
Timing Report:
****************************************
Report : timing
-path full
-delay max
-max_paths 1
Design
Version
Date
huf f_en_shift
X-2005.09
Mon Dec 12 10:14:59 2005
****************************************
Operating Conditions: slow_125_l . 62
Library: ssc_core_slow
Wire Load Model Mode : enclosed
Startpoint: value_len[3]
(input port clocked by my_clock)
Endpoint : value_out_reg [8]
(rising edge-triggered flip-flop
clocked by my_clock)
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Path Group: my_clock
Path Type : max
Des/Clust/Port
huff_en_shif t
Point
Wire Load Model
5KGATES
Library
ssc core slow
Incr Path
clock my_clock (rise edge)
clock network delay (ideal)
input external delay
value_len[3] (in)
U220/Y (clklbl5)
U260/Y (and2c9)
U284/Y (buflal5)
U335/Y (or3d6)
U248/Y (ao4f3)
U282/Y (oa2i3)
U225/Y (oalc3)
value_out_reg [8] /D (fdef2a9)
data arrival time
clock my_clock (rise edge)
clock network delay (ideal)
clock uncertainty
value_out_reg [8] /CLK (fdef2a9)
library setup time
data required time
0 00 0 00
0 00 0 00
0 60 0 60 r
0 12 0 72 r
0 26 0 97 f
0 14 1 12 r
0 17 1 29 r
0 21 1 50 f
0 25 1 75 r
0 11 1 86 f
0 27 2 12 r
0 00 2
2
12
12
r
2 50 2 50
0 00 2 50
0 10 2 40
0 00 2 40 r
0 28 2
2
12
12
data required time
data arrival time
2 .12
2 .12
slack (MET) 0.00
Area Report:
****************************************
Report : area
Design : huf f_en_shift
Version: X-2005.09
Date : Mon Dec 12 10:14:58 2005
****************************************
Library (s) Used:
ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002 . 05/risc_design/core_slow. db)
Number of ports:
Number of nets:
Number of cells:
Number of references:
80
214
173
53
82
Combinational area: 2064.682861
Noncombinational area: 2611.739990
Net Interconnect area: undefined (Wire load has zero net area)
Total cell area: 4676.419922
Power Report:
****************************************
Report : power
-analysis_ef fort low
Design
Version
Date
huff_en_shift
X-2005.09
Mon Dec 12 10:14:59 2005
****************************************
Library (s) Used:
ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002 . 05/risc_design/core_slow. db)
Information: The cells in your design are not characterized for
internal power. (PWR-22 9)
Operating Conditions: slow_125_l . 62 Library: ssc_core_slow
Wire Load Model Mode: enclosed
Design Wire Load Model Library
huff en shift 5KGATES ssc core slow
Global Operating Voltage = 1.62
Power-specific unit information :
Voltage Units = IV
Capacitance Units = l.OOOOOOpf
Time Units = Ins
Dynamic Power Units = lmW (derived from V,C,T units)
Leakage Power Units = Unitless
Cell Internal Power = 0.0000 mW (0%)
Net Switching Power = 798.1906 uW (100%)
Total Dynamic Power = 798.1906 uW (100i
Cell Leakage Power = 0.0000
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Huffman_en_tab 1 Block:
Timing Report:
****************************************
Report : timing
-path full
-delay max
-max_paths 1
Design : huff_en_tab_l
Version: X-2005.09
Date : Fri Dec 9 21:13:15 2005
****************************************
Operating Conditions: slow_125_l . 62 Library: ssc_core_slow
Wire Load Model Mode: enclosed
Startpoint : address [4] (input port)
Endpoint : value [4] (output port)
Path Group: (none)
Path Type : max
Des/Clust/Port
huff ab_l
Point
Wire Load Model
5KGATES
Library
ssc_core_slow
Incr Path
input external delay
address [4] (in)
U620/Y (invlal)
U545/Y (and2c3)
U560/Y (and3dl)
U517/Y (aolf2)
U521/Y (and2c2)
U555/Y (ao2il)
U554/Y (ao4al)
U551/Y (oa2il)
U550/Y (mx2al)
U548/Y (or2cl)
value [4] (out)
data arrival time
0.00 0.00 f
0.00 0.00 f
0.28 0.28 r
0.25 0.54 f
0.50 1.03 r
0.24 1.28 f
0.30 1.58 r
0.19 1.77 f
0.40 2.17 f
0.48 2.65 r
0.31 2.96 r
0.13 3.09 f
0.00 3.09 f
3 .09
(Path is unconstrained)
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Area Report:
************************************.
Report
Design
Version
Date
area
huf f_en_tab_l
X-2005.09
Fri Dec 9 21:13:15 2005
****************************************
Library (s) Used:
ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002 . 05/risc_design/core_slow. db)
Number of ports: 16
Number of nets: 120
Number of cells: 111
Number of references: 31
Combinational area: 1242.010742
Noncombinational area: 0.000000
Net Interconnect area: undefined (Wire load has zero net area)
Total cell area: 1242.010010
Power Report:
****************************************
Report : power
-analysis_effort low
Design
Version
Date
huf f_en_tab_l
X-2005.09
Fri Dec 9 21:13:15 2005
****************************************
Library (s) Used:
ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002 . 05/risc_design/core_slow. db)
Information: The cells in your design are not characterized for
internal power. (PWR-229)
Operating Conditions: slow_125_l . 62 Library: ssc_core_slow
Wire Load Model Mode: enclosed
Design Wire Load Model Library
huff en tab 1 5KGATES ssc core slow
Global Operating Voltage =1.62
Power-specific unit information :
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Voltage Units = IV
Capacitance Units = l.OOOOOOpf
Time Units = Ins
Dynamic Power Units = lmW (derived from V,C,T units)
Leakage Power Units = Unitless
Cell Internal Power
Net Switching Power
Total Dynamic Power
Cell Leakage Power
0.0000 mW (0%)
734.1196 uW (100%)
= 734.1196 uW (100%)
0.0000
Huffman_en_tab2 Block:
Timing Report:
****************************************
Report
Design
Version:
Date
timing
-path full
-delay max
-max_paths 1
huf f_en_tab_2
X-2005.09
Fri Dec 9 21:17:05 2005
r***************************************
Operating Conditions: slow_125_l . 62 Library: ssc_core_slow
Wire Load Model Mode: enclosed
Startpoint : address [3] (input port)
Endpoint : value [0] (output port)
Path Group: (none)
Path Type : max
Des/Clust/Port
huff en tab 2
Wire Load Model
5KGATES
Library
ssc core slow
Point Incr Path
input external delay
address [3] (in)
U175/Y (invla2)
U213/Y (or2cl)
U16 8/Y (invla2)
U207/Y (or2cl)
U196/Y (or3dl)
U195/Y (oa4el)
U187/Y (ao2il)
U186/Y (oalfl)
U184/Y (or3dl)
0.00 0. 00 r
0.00 0.00 r
0.15 0.15 f
0.51 0.66 r
0.31 0.97 f
0.54 1.51 r
0.30 1.81 f
0.38 2.19 r
0.27 2.47 f
0.54 3.01 r
0.43 3.44 f
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U183/Y (ao2al)
U181/Y (oa2il)
U180/Y (ao2il)
U178/Y (oa2il)
U177/Y (ao2il)
value [0] (out)
data arrival time
0.58 4.02 f
0.45 4.47 r
0.34 4.82 f
0.49 5.31 r
0.20 5.51 f
0.00 5.51 f
5.51
(Path is unconstrained)
Area Report:
****************************************
Report
Design
Version
Date
area
huff_en_tab_2
X-2005.09
Fri Dec 9 21:17:05 2005
****************************************
Library (s) Used:
ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002 . 05/risc_design/core_slow. db)
Number of ports:
Number of nets :
Number of cells :
Number of references :
16
55
47
23
Combinational area:
Noncombinational area:
Net Interconnect area:
541.920044
0.000000
undefined (Wire load has zero net area)
Total cell area: 541.919983
Power Report:
****************************************
Report : power
-analysis_effort low
Design
Version
Date
huf f_en_tab_2
X-2005.09
Fri Dec 9 21:17:05 2005
****************************************
Library (s) Used:
ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP 2002 . 05/risc_design/core_slow. db)
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Information: The cells in your design are not characterized for
internal power. (PWR-229)
Operating Conditions: slow_125_l . 62 Library: ssc_core_slow
Wire Load Model Mode: enclosed
Design Wire Load Model Library
huff en tab 2 5KGATES ssc core slow
Global Operating Voltage = 1.62
Power-specific unit information
Voltage Units = IV
Capacitance Units = l.OOOOOOpf
Time Units = Ins
Dynamic Power Units = lmW (derived from V,C,T units)
Leakage Power Units = Unitless
Cell Internal Power = 0.0000 mW (0%)
Net Switching Power = 344.0723 uW (100%)
Total Dynamic Power = 344.0723 uW (100%)
Cell Leakage Power = 0.0000
Huffman_en_tab_3 Block:
Timing Report:
****************************************
Report : timing
-path full
-delay max
-max_paths 1
Design huf f_en_tab_3
Version: X-2005.09
Date : Fri Dec 9 21:19:45 2005
****************************************
Operating Conditions: slow_125_l . 62 Library: ssc_core_slow
Wire Load Model Mode: enclosed
Startpoint : address [1] (input port)
Endpoint : value [5] (output port)
Path Group: (none)
Path Type : max
Des/Clust/Port Wire Load Model Library
huff en tab 3 5KGATES ssc core slow
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0.00 0.00 f
0.00 0.00 f
0.30 0.30 r
0.29 0.59 f
0.33 0.92 r
0.19 1.11 f
0.22 1.33 r
0.18 1.51 f
0.37 1.88 r
0.32 2.20 r
0.41 2.61 r
0.18 2.79 f
0.64 3.43 r
0.15 3.58 f
0.35 3.92 r
0.29 4.21 f
0.26 4.47 f
0.44 4 . 91 r
0.21 5.12 f
0.00 5.12 f
5.12
Point Incr Path
input external delay
address [1] (in)
U393/Y (clklb3)
U3 92/Y (and2c2)
U331/Y (or3d2)
U309/Y (or2c3)
U308/Y (and2c3)
U468/Y (invlal)
U373/Y (and2c3)
U372/Y (and2a3)
U44 8/Y (and2bl)
U443/Y (oalfl)
U338/Y (oa2i6)
U439/Y (ao2il)
U438/Y (invlal)
U366/Y (ao2i2)
U417/Y (or2bl)
U414/Y (oa2il)
U413/Y (or3dl)
value [5] (out)
data arrival time
(Path is unconstrained)
Area Report:
****************************************
Report : area
Design : huf f_en_tab_3
Version: X-2005.09
Date : Fri Dec 9 21:19:44 2005
****************************************
Library (s) Used:
ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002 . 05/risc_design/core_slow. db)
Number of ports: 16
Number of nets: 243
Number of cells: 235
Number of references: 35
Combinational area: 2669.594482
Noncombinational area: 0.000000
Net Interconnect area: undefined (Wire load has zero net area)
Total cell area: 2669.590088
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Power Report:
****************************************
Report : power
-analysis_ef fort low
Design
Version
Date
huf f_en_tab_3
X-2005.09
Fri Dec 9 21:19:45 2005
****************************************
Library (s) Used:
ssc_core_slow (File:
/home/sxk7568/eecc631/CHIP_2002 . 05/risc_design/core_slow. db)
Information: The cells in your design are not characterized for
internal power. (PWR-22 9)
Operating Conditions: slow_125_l . 62 Library: ssc_core_slow
Wire Load Model Mode: enclosed
Design Wire Load Model Library
huff en tab 3 5KGATES ssc core slow
Global Operating Voltage = 1.62
Power-specific unit information :
Voltage Units = IV
Capacitance Units = l.OOOOOOpf
Time Units = Ins
Dynamic Power Units = lmW (derived from V,C,T units)
Leakage Power Units = Unitless
Cell Internal Power = 0.0000 mW (0%)
Net Switching Power = 1.5007 mW (100%)
Total Dynamic Power = 1.5007 mW (100%)
Cell Leakage Power = 0.0000
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The above results are summarized in the table below:
Component Speed (MHz) Area (# of gates) Power (mW)
huff_en 250 48274 2.6889
huff_en_arb 250 8748 0.6667
huff_en_input 250 14157 1.4460
huff_en_merge 303 7972 1.2707
huff_en_output 250 8239 0.8735
huff_en_shift 400 4676 0.7981
huff_en_tab_l 250 1242 0.7341
huff_en_tab_2 250 541 0.3440
huff_en_tab_3 250 2669 1.5007
Table 5.2 Entropy Encoder Results
The following figures show the gate level netlist of each of the components of encoder.
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Figure 5.3 Netlist of huff-en Unit
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Figure 5.4 Netlist of huff_en_arb Unit
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Figure 5.5 Netlist of huff_en_input Unit
94
Figure 5.6 Netlist of huff_en_merge Unit
95
Figure 5.7 Netlist of huff_en_output Unit
96
Figure 5.8 Netlist of huff_en_shift Unit
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Chapter 6
Conclusion
6.1 Conclusion
Integrated multimedia systems process text, graphics, and other discrete media such as
digital audio and video streams. In an uncompressed state, graphics, audio and video
data, especially moving pictures, require large transmission and storage capacities which
can be very expensive. Hence video compression has become a key component of any
multimedia system or application. The H.264/AVC video coding standard was
developed as a joint effort by both the ITU-T VCEG and ISO/IEC MPEG. The
H.264/AVC uses significantly improved and computationally intensive compression
techniques to maximize performance and aims to meet the needs of practical multimedia
communication applications. The success of practical implementation of H.264/AVC
depends on careful design of the CODEC and effective choices of coding parameters.
The Quantizer and the Entropy Encoder blocks have been designed and
successfully implemented as an ASIC. These two blocks, the Quantizer, and the Entropy
Encoder implement the Baseline Profile of the H.264/AVC standard. The architecture is
implemented in Register Transfer Level HDL and synthesized with Synopsys Design
Compiler using TSMC 0.25u.m technology, giving
us an estimate of the hardware
requirements in real-time implementation. The quantizer uses DWARE components
from Synopsys standard library for optimizing the speed and the entropy encoder uses
GTECH library available with Synopsys. Both the blocks were
designed as pipelined
structures which helped in optimizing the operating
speed of the blocks. The quantizer
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block is capable of running at 309MHz and has a total area of 785K gates with a power
requirement of 88.59mW. The entropy encoder unit is capable of running at 250 MHz
and has a total area of 49K gates with a power requirement of 2.68mW. These blocks
can be integrated with other building blocks of H.264/AVC encoder to implement an
ASIC, used for real-time video compression. It gives us a clear idea of the hardware
complexity, the operating speed, and the power requirements in real-time
implementation. The high speed that is achieved in this thesis simply indicates that the
two blocks Quantizer and Entropy Encoder can be used as IP embedded in the HDTV
systems.
6.2 Suggestions for Improvement
In the design of quantizer, the current implementation of the LUTs uses basic
combinational logic and constants. A ROM implementation would be significantly more
efficient. A pipelined implementation of the LUTs along with relaxed area requirements
on data path could increase the speed to a certain extent. This quantizer can produce one
output per cycle and has a latency of nine clock cycles; the latency could be reduced to
eight clock cycles if the LUT can be implemented in parallel with the last stage of the
transform block. Finally when operating in 2x2 DC chroma mode, twelve of the
sixteen
data paths are unused. In the current implementation, these paths continue running, but
their outputs are simply ignored.
Significant power savings could be achieved by gating
off the clocks to these data paths and leaving them idle when not in use.
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In the design of entropy encoder, it will be more beneficial to be able to store different
Huffman tables. Secondly the use of DWARE components would have significantly
improved the speed of the circuit.
The operating speed of both the designs can be improved by shrinking the process. The
current design uses TSMC 0.25 u, technology.
6.3 FutureWork
This thesis is easily expandable. There is a scope to improve the Huffman Coding
scheme to Context Adaptive Variable Length Coding (CAVLC). This would be
beneficial in terms of effective coding. Once the entropy encoder is replaced with
CAVLC, both these units can be used as building blocks of real-time H.264/AVC Main
Profile encoder design. This design can be expanded to implement the Main and
Extended Profiles ofH.264/AVC encoder.
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